Analyzing fault models for reversible logic circuits

被引:0
|
作者
Zhong, Jing [1 ]
Muzio, Jon C. [1 ]
机构
[1] Univ Victoria, Victoria, BC V8W 3P6, Canada
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Reversible logic computing is a rapidly developing research area. Testing such circuits is obviously an important issue. In this paper, we consider a new fault model, labeled crosspoint faults, for reversible logic circuits. A randomized Automatic Test Pattern Generation algorithm targeting this specific kind of fault is introduced and analyzed. Simulation results show that the algorithm yields very good performance. The relationship between the crosspoint faults and stuck-at faults is also investigated. We show that the crosspoint fault model is a better fault model for reversible circuits since it dominates the traditional stuck-at fault model in most instances.
引用
收藏
页码:2407 / 2412
页数:6
相关论文
共 50 条
  • [1] Synthesis of Fault Tolerant Reversible Logic Circuits
    Islam, Md. Saiful
    Rahman, M. M.
    Begum, Zerina
    Hafiz, Mohd Zulfiquar
    Al Mahmud, Abdullah
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 447 - +
  • [2] A comprehensive fault diagnosis technique for reversible logic circuits
    Mondal, Bikromadittya
    Das, Palash
    Sarkar, Pradyut
    Chakraborty, Susanta
    COMPUTERS & ELECTRICAL ENGINEERING, 2014, 40 (07) : 2259 - 2272
  • [3] A family of logical fault models for reversible circuits
    Polian, I
    Hayes, JP
    Fiehn, T
    Becker, B
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 422 - 427
  • [4] Fault Models for Logic Circuits in the Multigate Era
    Bhoj, Ajay N.
    Simsir, Muzaffer O.
    Jha, Niraj K.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (01) : 182 - 193
  • [5] FAULT TOLERANCE IN REVERSIBLE LOGIC CIRCUITS AND QUANTUM COST OPTIMIZATION
    Arunachalam, Kamaraj
    Perumalsamy, Marichamy
    Ponnusamy, Kaviyashri K.
    COMPUTING AND INFORMATICS, 2020, 39 (05) : 1099 - 1116
  • [6] Fault tolerance in reversible logic circuits and quantum cost optimization
    Arunachalam K.
    Perumalsamy M.
    Ponnusamy K.K.
    Computing and Informatics, 2021, 39 (05) : 1099 - 1116
  • [7] Online Testing for Three Fault Models in Reversible Circuits
    Nashiry, Md Asif
    Bhaskar, Gite Gaurav
    Rice, Jacqueline E.
    2015 IEEE 45TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2015, : 8 - 13
  • [8] An Overview of Fault Models and Testing Approaches for Reversible Logic
    Rice, J. E.
    2013 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2013, : 125 - 130
  • [9] Synthesis of reversible logic circuits
    Shende, VV
    Prasad, AK
    Markov, IL
    Hayes, JP
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (06) : 710 - 722
  • [10] Online detection method for single gate fault in quantum reversible logic circuits
    Ling, Chunqing
    Kuang, Jishun
    You, Zhiqiang
    Xie, Kun
    Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2015, 36 (04): : 879 - 885