Online detection method for single gate fault in quantum reversible logic circuits

被引：0
|
作者：
Key Laboratory for Embedded and Network Computing of Hunan Province, Changsha [1 ]
410082, China
不详 [2 ]
410082, China
机构：
来源：
Yi Qi Yi Biao Xue Bao | / 4卷 / 879-885期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
19
引用
收藏
相关论文
共 50 条
  • [1] Online Fault Detection in Reversible Logic
    Nayeem, N. M.
    Rice, J. E.
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 426 - 434
  • [2] Online Multiple Fault Detection in Reversible Circuits
    Farazmand, Navid
    Zamani, Masoud
    Tahoori, Mehdi B.
    [J]. 2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 429 - 437
  • [3] Fault Detection for Single and Multiple Missing-gate Faults in Reversible circuits
    Xiao Fang-ying
    Chen Han-wu
    Liu Wen-jie
    Li Zhi-qiang
    [J]. 2008 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-8, 2008, : 131 - 135
  • [4] FAULT TOLERANCE IN REVERSIBLE LOGIC CIRCUITS AND QUANTUM COST OPTIMIZATION
    Arunachalam, Kamaraj
    Perumalsamy, Marichamy
    Ponnusamy, Kaviyashri K.
    [J]. COMPUTING AND INFORMATICS, 2020, 39 (05) : 1099 - 1116
  • [5] Fault tolerance in reversible logic circuits and quantum cost optimization
    Arunachalam, Kamaraj
    Perumalsamy, Marichamy
    Ponnusamy, Kaviyashri K.
    [J]. Computing and Informatics, 2021, 39 (05) : 1099 - 1116
  • [6] Online Missing/Repeated Gate Faults Detection in Reversible Circuits
    Zamani, Masoud
    Tahoori, Mehdi B.
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 435 - 442
  • [7] Synthesis of Fault Tolerant Reversible Logic Circuits
    Islam, Md. Saiful
    Rahman, M. M.
    Begum, Zerina
    Hafiz, Mohd Zulfiquar
    Al Mahmud, Abdullah
    [J]. IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 447 - +
  • [8] Analyzing fault models for reversible logic circuits
    Zhong, Jing
    Muzio, Jon C.
    [J]. 2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 2407 - 2412
  • [9] Lowering the Quantum Gate Cost of Reversible Circuits
    Miller, D. Michael
    Sasanian, Zahra
    [J]. 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 260 - 263
  • [10] A Timing Fault Model and an Efficient Timing Fault Simulation Method for Rapid Single-Flux-Quantum Logic Circuits
    Nakamura, Shogo
    Takagi, Kazuyoshi
    Kito, Nobutaka
    Takagi, Naofumi
    [J]. 33RD INTERNATIONAL SYMPOSIUM ON SUPERCONDUCTIVITY (ISS2020), 2021, 1975
12345