Online Multiple Fault Detection in Reversible Circuits

被引:2
|
作者
Farazmand, Navid [1 ]
Zamani, Masoud [1 ]
Tahoori, Mehdi B. [1 ,2 ]
机构
[1] Northeastern Univ, Dept Comp Engn, Boston, MA 02115 USA
[2] Karlsruhe Inst Technol, Fac Informat ITEC, Karlsruhe, Germany
关键词
GATES;
D O I
10.1109/DFT.2010.57
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reversible logic is one of the promising domain for ultra low power consumption by eliminating power dissipation due to information loss. In addition, quantum computing systems inherently have property of reversibility as their mechanism of operations. In this paper we propose a set of novel reversible logic blocks based on dual-rail coding to provide online multiple fault detection capabilities. We also provide a flow to map any reversible logic to these building block gates. Such implementation provides online detection of all single faults and most of multiple faults. Experimental results and comparison with previous work confirm the effectiveness of the proposed technique in terms of high fault coverage (100% of single faults and 88% of multiple faults in average) as well as low area overhead (up to 83% area reduction in average).
引用
收藏
页码:429 / 437
页数:9
相关论文
共 50 条
  • [1] Online detection method for single gate fault in quantum reversible logic circuits
    Key Laboratory for Embedded and Network Computing of Hunan Province, Changsha
    410082, China
    不详
    410082, China
    [J]. Yi Qi Yi Biao Xue Bao, 4 (879-885):
  • [2] Online Testing for Three Fault Models in Reversible Circuits
    Nashiry, Md Asif
    Bhaskar, Gite Gaurav
    Rice, Jacqueline E.
    [J]. 2015 IEEE 45TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2015, : 8 - 13
  • [3] Fault Detection for Single and Multiple Missing-gate Faults in Reversible circuits
    Xiao Fang-ying
    Chen Han-wu
    Liu Wen-jie
    Li Zhi-qiang
    [J]. 2008 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-8, 2008, : 131 - 135
  • [4] Online Fault Detection in Reversible Logic
    Nayeem, N. M.
    Rice, J. E.
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 426 - 434
  • [5] Fault Detection in Parity Preserving Reversible Circuits
    Przigoda, Nils
    Dueck, Gerhard
    Wille, Robert
    Drechsler, Rolf
    [J]. 2016 IEEE 46TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2016), 2016, : 44 - 49
  • [6] MULTIPLE FAULT DETECTION IN SINGLE CIRCUITS
    TOMFELD, YL
    KHALCHEV, VF
    [J]. AUTOMATION AND REMOTE CONTROL, 1975, 36 (03) : 461 - 468
  • [7] Efficient Techniques for Fault Detection and Correction of Reversible Circuits
    Babu, Hafiz Md. Hasan
    Mia, Md. Solaiman
    Biswas, Ashis Kumer
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (05): : 591 - 605
  • [8] Efficient Techniques for Fault Detection and Correction of Reversible Circuits
    Hafiz Md. Hasan Babu
    Md. Solaiman Mia
    Ashis Kumer Biswas
    [J]. Journal of Electronic Testing, 2017, 33 : 591 - 605
  • [9] MULTIPLE FAULT DETECTION FOR COMBINATIONAL LOGIC CIRCUITS
    YAU, SS
    YANG, SC
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 233 - 242
  • [10] Fault detection in multiple controlled Fredkin circuits
    Singh, Ashutosh Kumar
    Gaur, Hari Mohan
    Ghanekar, Umesh
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (05) : 723 - 729