Efficient Techniques for Fault Detection and Correction of Reversible Circuits

被引:7
|
作者
Babu, Hafiz Md. Hasan [1 ]
Mia, Md. Solaiman [1 ]
Biswas, Ashis Kumer [2 ]
机构
[1] Univ Dhaka, Dept Comp Sci & Engn, Dhaka, Bangladesh
[2] Univ Texas Arlington, Dept Comp Sci & Engn, Arlington, TX 76019 USA
关键词
Reversible Circuit; Optimum Test Vector; Fault Detection; Fault Correction; QUANTUM GATES; DESIGN; MODELS; LOGIC; SET;
D O I
10.1007/s10836-017-5679-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is very important to detect and correct faults for ensuring the validity and reliability of reversible circuits. Test vectors play an important role to detect as well as correct the faults in the circuits. The optimum number of test vector implies the more capabilities for detecting several types of faults in the circuits. In this paper, we have proposed an algorithm for generating optimum test vectors. We have shown that the proposed algorithm generates optimum test vectors with the least complexity of time as compared to existing methods, i.e., we have proved that the proposed algorithm requires O(log (2) N) time, whereas the best known existing method requires O(N. log (2) N) time, where N is the number of inputs. We have also proposed another algorithm for detecting faults using the generated test vectors. This proposed method can detect more faults than existing ones. We have proved that the proposed fault detection algorithm requires least time complexity as compared to the best known existing methods, i.e., the proposed algorithm requires O(d. 1/N) time, whereas the best known existing methods require O(d. N) time, where N is the number of inputs and d is the number of gates in a reversible circuit. Finally, we have proposed another algorithm for correcting the detected faults. We have also proved that the proposed methods require the least time complexity as compared to the best known existing methods. In addition, the experimental results using benchmark circuits show the efficiency of the proposed methods.
引用
收藏
页码:591 / 605
页数:15
相关论文
共 50 条
  • [1] Efficient Techniques for Fault Detection and Correction of Reversible Circuits
    Hafiz Md. Hasan Babu
    Md. Solaiman Mia
    Ashis Kumer Biswas
    [J]. Journal of Electronic Testing, 2017, 33 : 591 - 605
  • [2] Online Multiple Fault Detection in Reversible Circuits
    Farazmand, Navid
    Zamani, Masoud
    Tahoori, Mehdi B.
    [J]. 2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 429 - 437
  • [3] Fault Detection in Parity Preserving Reversible Circuits
    Przigoda, Nils
    Dueck, Gerhard
    Wille, Robert
    Drechsler, Rolf
    [J]. 2016 IEEE 46TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2016), 2016, : 44 - 49
  • [4] NOVEL REVERSIBLE FAULT TOLERANT ERROR CODING AND DETECTION CIRCUITS
    Haghparast, Majid
    Navi, Keivan
    [J]. INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2011, 9 (02) : 723 - 738
  • [5] Optimum test set for bridging fault detection in reversible circuits
    Rahaman, Hafizur
    Kole, Dipak K.
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    [J]. PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 125 - +
  • [6] Defect and Fault Detection in combinational Circuits: Techniques and Analysis
    Arya, Namita
    Singh, Amit Prakash
    [J]. 2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 332 - 337
  • [7] Efficient techniques for fault detection and location of multiple controlled Toffoli-based reversible circuit
    Kheirandish, Davar
    Haghparast, Majid
    Reshadi, Midia
    Hosseinzadeh, Mehdi
    [J]. QUANTUM INFORMATION PROCESSING, 2021, 20 (11)
  • [8] Efficient techniques for fault detection and location of multiple controlled Toffoli-based reversible circuit
    Davar Kheirandish
    Majid Haghparast
    Midia Reshadi
    Mehdi Hosseinzadeh
    [J]. Quantum Information Processing, 2021, 20
  • [9] Fault testing for reversible circuits
    Patel, KN
    Hayes, JP
    Markov, IL
    [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 410 - 416
  • [10] On the fault testing for reversible circuits
    Tayu, Satoshi
    Ito, Shigeru
    Ueno, Shuichi
    [J]. ALGORITHMS AND COMPUTATION, 2007, 4835 : 812 - 821