Efficient techniques for fault detection and location of multiple controlled Toffoli-based reversible circuit

被引:0
|
作者
Davar Kheirandish
Majid Haghparast
Midia Reshadi
Mehdi Hosseinzadeh
机构
[1] Islamic Azad University,Department of Computer Engineering, Science and Research Branch
[2] University of Jyväskylä,Faculty of Information Technology
[3] Trinity College Dublin,School of Computer Science and Statistics
[4] Gachon University,Pattern Recognition and Machine Learning Lab
[5] University of Human Development,Computer Science
来源
关键词
Reversible circuit; Fault detection; Fault location; Test; Fault models; Cost metrics;
D O I
暂无
中图分类号
学科分类号
摘要
It is very important to detect and correct faults for ensuring the validity and reliability of these circuits. In this regard, a comparative study with related existing techniques is undertaken. Two techniques to achieve the testability of reversible circuits are introduced that have been improved in terms of quantum cost and fault coverage rate. Considering this aspect, the main focus of these techniques is on the efficient detection and location of faults with 100% accuracy. These techniques for fault detection in reversible circuit design, in addition to being able to produce the correct outputs, can also provide information for fault location that has already been done at a higher cost. Proposed approaches have been successfully tested for all types of SMGF, MMGF, PMGF, RGF, and SBF. In order to verify the functional correctness of the proposed scheme, it also has executed the testing over a reversible full adder circuit, and findings are checked. In the following, the proposed approach of reversible sequential circuits is presented for the first time so far. The cost metrics are evaluated for all the proposed designs and compared the estimated results against some existing design approaches of reversible circuits for better understanding.
引用
收藏
相关论文
共 50 条
  • [1] Efficient techniques for fault detection and location of multiple controlled Toffoli-based reversible circuit
    Kheirandish, Davar
    Haghparast, Majid
    Reshadi, Midia
    Hosseinzadeh, Mehdi
    [J]. QUANTUM INFORMATION PROCESSING, 2021, 20 (11)
  • [2] Design for Stuck-at Fault Testability in Multiple Controlled Toffoli-based Reversible Circuits
    Gaur, Hari Mohan
    Singh, Ashutosh Kumar
    Ghanekar, Umesh
    [J]. DEFENCE SCIENCE JOURNAL, 2018, 68 (04) : 381 - 387
  • [3] A Lower Bound on the Gate Count of Toffoli-Based Reversible Logic Circuits
    Hirayama, Takashi
    Sugawara, Hayato
    Yamanaka, Katsuhisa
    Nishitani, Yasuaki
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (09): : 2253 - 2261
  • [4] Efficient Techniques for Fault Detection and Correction of Reversible Circuits
    Hafiz Md. Hasan Babu
    Md. Solaiman Mia
    Ashis Kumer Biswas
    [J]. Journal of Electronic Testing, 2017, 33 : 591 - 605
  • [5] Efficient Techniques for Fault Detection and Correction of Reversible Circuits
    Babu, Hafiz Md. Hasan
    Mia, Md. Solaiman
    Biswas, Ashis Kumer
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (05): : 591 - 605
  • [6] Multiple-Controlled Toffoli and Multiple-Controlled Fredkin Reversible Logic Gates-Based Reversible Synchronous Counter Design
    Singh, S. K. Binu Siva
    Karthikeyan, K. V.
    [J]. IETE JOURNAL OF RESEARCH, 2024, 70 (05) : 5176 - 5189
  • [7] New Bounds for Quick Computation of the Lower Bound on the Gate Count of Toffoli-Based Reversible Logic Circuits
    Hirayama, Takashi
    Suzuki, Rin
    Yamanaka, Katsuhisa
    Nishitani, Yasuaki
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2024, E107D (08) : 940 - 948
  • [8] Deterministic approach for Bridging fault detection in Peres-Fredkin and Toffoli based Reversible circuits
    Nagamani, A. N.
    Abhishek, B.
    Agrawal, Vinod Kumar
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2015, : 87 - 92
  • [9] Fault Detection of Bypass Circuit of PV module - Detection Technology of Open Circuit Fault Location
    Kase, Ryoichi
    Nishikawa, Shogo
    [J]. 2016 19TH INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS 2016), 2016,
  • [10] Fault location based on circuit partitioning
    Pomeranz, I
    Reddy, SM
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 242 - 247