Analyzing fault models for reversible logic circuits

被引:0
|
作者
Zhong, Jing [1 ]
Muzio, Jon C. [1 ]
机构
[1] Univ Victoria, Victoria, BC V8W 3P6, Canada
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Reversible logic computing is a rapidly developing research area. Testing such circuits is obviously an important issue. In this paper, we consider a new fault model, labeled crosspoint faults, for reversible logic circuits. A randomized Automatic Test Pattern Generation algorithm targeting this specific kind of fault is introduced and analyzed. Simulation results show that the algorithm yields very good performance. The relationship between the crosspoint faults and stuck-at faults is also investigated. We show that the crosspoint fault model is a better fault model for reversible circuits since it dominates the traditional stuck-at fault model in most instances.
引用
收藏
页码:2407 / 2412
页数:6
相关论文
共 50 条
  • [41] From Reversible Logic to Quantum Circuits: Logic Design for an Emerging Technology
    Wille, Robert
    Chattopadhyay, Anupam
    Drechsler, Rolf
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), 2016, : 268 - 274
  • [42] FAULT MODELS OF CMOS CIRCUITS
    MILOVANOVIC, DP
    LITOVSKI, VB
    MICROELECTRONICS RELIABILITY, 1994, 34 (05) : 883 - 896
  • [43] MULTIPLE FAULT DETECTION FOR COMBINATIONAL LOGIC CIRCUITS
    YAU, SS
    YANG, SC
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 233 - 242
  • [44] ON DELAY FAULT TESTING IN LOGIC-CIRCUITS
    LIN, CJ
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 694 - 703
  • [45] A Novel Fault Diagnosis in Reversible Logic Circuit
    Mondal, Bikromadittya
    Chakraborty, Susanta
    2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), 2014, : 709 - 712
  • [46] DESIGN OF BASIC SEQUENTIAL CIRCUITS USING REVERSIBLE LOGIC
    Rohini, H.
    Rajashekar, S.
    PriyatamKumar
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 2110 - 2115
  • [47] Exploiting Coding Techniques for Logic Synthesis of Reversible Circuits
    Zulehner, Alwin
    Wille, Robert
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 670 - 675
  • [48] Design of reversible logic circuits by means of control gates
    De Vos, A
    Desoete, B
    Adamski, A
    Pietrzak, P
    Sibinski, M
    Widerski, T
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 255 - 264
  • [49] An Efficient Design for Testability Approach of Reversible Logic Circuits
    Mondal, Joyati
    Deb, Arighna
    Das, Debesh K.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (06)
  • [50] Exploiting Reversible Logic Design for Implementing Adiabatic Circuits
    Rauchenecker, Andreas
    Ostermann, Timm
    Wille, Robert
    PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS - MIXDES 2017, 2017, : 264 - 270