Low Power Design Techniques and Implementation Strategies Adopted in VLSI Circuits

被引:0
|
作者
Padmavathi, B. [1 ]
Geetha, B. T. [1 ]
Bhuvaneshwari, K. [1 ]
机构
[1] Jeppiaar Maamallan Engn Coll, Dept ECE, Chennai, Tamil Nadu, India
关键词
Power dissipation; low power process; leakage current; power management; optimization;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Low power plays a very important role and in today's current trends of VLSI. There are appraisal techniques and extension circuits employed in low power VLSI designs. Power dissipation has main thought as performance and area. Because of higher quality, decreasing power consumption and power management on chip are the key challenges right down to 100nm.Reducing package price and battery life is a very important issue in optimization of power. Leakage current plays a very important role in power management and conjointly low power is a major drawback in high performance digital and micro chip system. Leakage current is a primary issue in total power dissipation of integrated circuits. For victorious chip it solely wants low power consumption, calculation of power dissipation. This paper discusses about future challenges that must be to design and use for low power circuits spans a wide range from device or method level to formula level.
引用
收藏
页码:1764 / 1767
页数:4
相关论文
共 50 条
  • [1] Low Power VLSI Circuits Design Strategies and Methodologies: A Literature Review
    Varadharajan, Senthil Kumaran
    Nallasamy, Viswanathan
    2017 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2017, : 245 - 251
  • [2] Low Power Design of VLSI Circuits and Systems
    Hao, Peiyi
    Wang, Hongfeng
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 17 - +
  • [3] Survey of low power techniques for VLSI design
    deAngel, E
    Swartzlander, EE
    EIGHTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1996 PROCEEDINGS, 1996, : 159 - 169
  • [4] POWER DISTRIBUTION TECHNIQUES FOR VLSI CIRCUITS
    SONG, WS
    GLASSER, LA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (01) : 150 - 156
  • [5] Power Efficient Design of Adiabatic Approach for Low Power VLSI Circuits
    Parveen, A.
    Selvi, T. Tamil
    2019 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES 2019), 2019,
  • [6] A Survey on Power Gating Techniques in Low Power VLSI Design
    Srikanth, G.
    Bhaskara, Bhanu M.
    Rani, M. Asha
    INFORMATION SYSTEMS DESIGN AND INTELLIGENT APPLICATIONS, VOL 3, INDIA 2016, 2016, 435 : 297 - 307
  • [7] Dynamic circuits for CMOS and BiCMOS low power VLSI design
    Zhu, Z
    Carlson, BS
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 197 - 200
  • [8] Low power VLSI design techniques - The current state
    Carothers, JD
    Radjassamy, R
    INTEGRATED COMPUTER-AIDED ENGINEERING, 1998, 5 (02) : 153 - 175
  • [9] POWER DISTRIBUTION TECHNIQUES FOR VLSI CIRCUITS.
    Song, William S.
    Glasser, Lance A.
    1600, (SC-21):
  • [10] A Novel Design of Low Power FINFET Adiabatic Circuits for VLSI Applications
    Madhuri
    Sunila, D.
    Venkatesh, G.
    Babu, M. Rajan
    2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 440 - 443