Low Power Design Techniques and Implementation Strategies Adopted in VLSI Circuits

被引:0
|
作者
Padmavathi, B. [1 ]
Geetha, B. T. [1 ]
Bhuvaneshwari, K. [1 ]
机构
[1] Jeppiaar Maamallan Engn Coll, Dept ECE, Chennai, Tamil Nadu, India
关键词
Power dissipation; low power process; leakage current; power management; optimization;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Low power plays a very important role and in today's current trends of VLSI. There are appraisal techniques and extension circuits employed in low power VLSI designs. Power dissipation has main thought as performance and area. Because of higher quality, decreasing power consumption and power management on chip are the key challenges right down to 100nm.Reducing package price and battery life is a very important issue in optimization of power. Leakage current plays a very important role in power management and conjointly low power is a major drawback in high performance digital and micro chip system. Leakage current is a primary issue in total power dissipation of integrated circuits. For victorious chip it solely wants low power consumption, calculation of power dissipation. This paper discusses about future challenges that must be to design and use for low power circuits spans a wide range from device or method level to formula level.
引用
收藏
页码:1764 / 1767
页数:4
相关论文
共 50 条
  • [21] Low power design in VLSI
    Ma, Pengyong
    Chen, Shuming
    DCABES 2007 Proceedings, Vols I and II, 2007, : 1197 - 1199
  • [22] Probabilistic Power Analysis Technique for Low Power VLSI Circuits
    Joshi, Vinod Kumar
    2013 8TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2013, : 616 - 621
  • [23] Design rules for high speed, low power optoelectronic-VLSI (OE-VLSI) circuits and systems
    Plant, DV
    Kirk, AG
    OPTOELECTRONIC INTEGRATION ON SILICON II, 2005, 5730 : 73 - 79
  • [24] Design Techniques of Integrated Power Management Circuits for Low Power Edge Devices
    Xu, Li
    Lee, Jeongsup
    Saligane, Mehdi
    Blaauw, David
    Sylvester, Dennis
    2021 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2021,
  • [25] An implementation of integrable low power techniques for modem cell-based VLSI designs
    Lee, Ming-Chung
    Chiueh, Herming
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 890 - 893
  • [26] Robust Design of Power-Efficient VLSI Circuits
    Pedram, Massoud
    ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2011, : 1 - 1
  • [27] Survey of low-power testing of VLSI circuits
    Girard, P
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (03): : 82 - 92
  • [28] Design and implementation of electrical-supply-free VLSI circuits
    Wang, C
    Devos, F
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (03): : 272 - 278
  • [29] Design and implementation of electrical-supply-free VLSI circuits
    Wang, CY
    Devos, F
    2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 43 - 48
  • [30] Low Power Prescaler Implementation in CMOS VLSI
    Elamaran, V.
    Reddy, Narredi Bhanu Prakash
    Abhiram, Kalagarla
    2012 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRICAL ENGINEERING AND ENERGY MANAGEMENT (ICETEEEM - 2012), 2012, : 16 - 19