Low Power Design Techniques and Implementation Strategies Adopted in VLSI Circuits

被引:0
|
作者
Padmavathi, B. [1 ]
Geetha, B. T. [1 ]
Bhuvaneshwari, K. [1 ]
机构
[1] Jeppiaar Maamallan Engn Coll, Dept ECE, Chennai, Tamil Nadu, India
关键词
Power dissipation; low power process; leakage current; power management; optimization;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Low power plays a very important role and in today's current trends of VLSI. There are appraisal techniques and extension circuits employed in low power VLSI designs. Power dissipation has main thought as performance and area. Because of higher quality, decreasing power consumption and power management on chip are the key challenges right down to 100nm.Reducing package price and battery life is a very important issue in optimization of power. Leakage current plays a very important role in power management and conjointly low power is a major drawback in high performance digital and micro chip system. Leakage current is a primary issue in total power dissipation of integrated circuits. For victorious chip it solely wants low power consumption, calculation of power dissipation. This paper discusses about future challenges that must be to design and use for low power circuits spans a wide range from device or method level to formula level.
引用
收藏
页码:1764 / 1767
页数:4
相关论文
共 50 条
  • [31] Algorithms transformation techniques for low-power wireless VLSI systems design
    Shanbhag, Naresh R.
    International Journal of Wireless Information Networks, 1998, 5 (02): : 147 - 171
  • [32] Algorithms transformation techniques for low-power wireless VLSI systems design
    Shanbhag N.R.
    International Journal of Wireless Information Networks, 1998, 5 (2) : 147 - 171
  • [33] DESIGN AND TESTING OF FAST, LOW-POWER, LOW-NOISE AMPLIFIER COMPARATOR VLSI CIRCUITS
    DABROWSKI, W
    SADROZINSKI, HFW
    DEWITT, J
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1992, 314 (01): : 199 - 203
  • [34] Recursive Implementation of VLSI Circuits
    冯玉琳
    Journal of Computer Science and Technology, 1986, (02) : 72 - 82
  • [35] TECHNIQUES FOR LOW LEAKAGE NANOSCALE VLSI CIRCUITS: A COMPARATIVE STUDY
    Sharma, Vijay Kumar
    Pattanaik, Manisha
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (05)
  • [36] Low power techniques for digital GaAs VLSI
    López, JF
    Sarmiento, R
    Núñez, A
    Eshraghian, K
    Lachowicz, S
    Abbott, D
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 321 - 324
  • [37] IMPLEMENTATION OF EFFICIENT STRATEGIES FOR CELL GENERATION IN VLSI DESIGN
    CURATELLI, F
    CAVIGLIA, DD
    BISIO, GM
    CHIRICO, M
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (06) : 1285 - 1299
  • [38] LOW-POWER VLSI DESIGN
    ROY, K
    CHATTERJEE, A
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (04): : 6 - 7
  • [39] VLSI Design Techniques and Strategies for Implementing Adaptive Equalizer
    Ab Rahman, Ab Al-Hadi
    Kamisian, Izam
    Sha'ameri, Ahmad Zuri
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 349 - 352
  • [40] Power-Aware Testing for Low-Power VLSI Circuits
    Wen, Xiaoqing
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 585 - 588