Built-in self-test for flash memory embedded in SoC

被引:0
|
作者
Banerjee, S [1 ]
Chowdhury, DR [1 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Flash memories are a type of non-volatile memory, which are becoming more and more popularfor System-on-Chip. But, flash memories are suffered by different types of disturb faults. In the present paper, some new disturb faults that may appear in flash memory are proposed. A modifies March algorithm is developed to detect these faults. Finally, an embedded processor-based Built-In Self-Test (BIST) design is implemented for embedded memories. The proposed method utilizes the concept of reusing the processor in SoC environment. By reusing the embedded processor, the area overhead due to BIST can be reduced to a great extent. The area overhead is only due to the circuits required to design memory wrapper cell. The experimental results show that the area overhead due to BIST is less than 1% for a typical 256K flash memory.
引用
收藏
页码:379 / +
页数:2
相关论文
共 50 条
  • [41] Built-in Self-Test and Built-in Self-Repair Strategies Without Golden Signature for Computing in Memory
    Tsai, Yu-Chih
    Ting, Wen-Chien
    Wang, Chia-Chun
    Chang, Chia-Cheng
    Liu, Ren-Shuo
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [42] Selective Algorithms for Built-In Self-Test and Self-Diagnosis in Embedded SRAMS
    Palanichamy, Manikandan
    Mohammad, Areef
    Larsen, Bjorn B.
    Hahanov, Vladimir
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (04) : 541 - 551
  • [43] BOUNDARY SCAN WITH BUILT-IN SELF-TEST
    GLOSTER, CS
    BRGLEZ, F
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 36 - 44
  • [44] BUILT-IN SELF-TEST OF THE MACROLAN CHIP
    ILLMAN, R
    CLARKE, S
    IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (02): : 29 - 40
  • [45] Synthesis for arithmetic built-in self-test
    Stroele, Albrecht P.
    Proceedings of the IEEE VLSI Test Symposium, 2000, : 165 - 170
  • [46] Low-Power Built-In Self-Test Techniques for Embedded SRAMs
    Lu, Shyue-Kung
    Hsiao, Yuang-Cheng
    Liu, Chia-Hsiu
    Yang, Chun-Lin
    VLSI DESIGN, 2007,
  • [47] Diagnostic data compression techniques for embedded memories with built-in self-test
    Li, JF
    Tzeng, RS
    Wu, CW
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 515 - 527
  • [48] Testing and built-in self-test - A survey
    Steininger, A
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (09) : 721 - 747
  • [49] BUILT-IN SELF-TEST OF A CMOS ALU
    CERNY, E
    ABOULHAMID, M
    BOIS, G
    CLOUTIER, J
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (04): : 38 - 48
  • [50] Programmable deterministic Built-In Self-Test
    Hakmi, Abdul-Wahid
    Wunderlich, Hans-Joachim
    Zoellin, Christian G.
    Glowatz, Andreas
    Hapke, Friedrich
    Schloeffel, Juergen
    Souef, Laurent
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 476 - +