A Calibration-Free Fractional-N Analog PLL With Negligible DSM Quantization Noise

被引：4

作者：

Murphy, David ^{[1
]}

Yang, Dihang ^{[1
]}

Darabi, Hooman ^{[2
]}

Behzad, Arya ^{[3
]}

机构：

[1] Broadcom Inc, Irvine, CA 92618 USA

[2] Broadcom Inc, Wireless Connect Grp, Irvine, CA 92618 USA

[3] Broadcom Inc, San Jose, CA 95131 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2023年 / 58卷 / 09期

关键词：

Clocks; Phase locked loops; Timing; Voltage-controlled oscillators; Quantization (signal); Phase frequency detectors; Prototypes; CMOS; inductor-capacitor (LC); Index Terms; oscillator; phase noise; phase-locked loop (PLL); voltage-controlled oscillator (VCO); OSCILLATOR; SYNTHESIZER;

D O I：

10.1109/JSSC.2023.3263075

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An analog fractional -N phase-locked loop (PLL) is presented, which largely eliminates quantization noise by overclocking the delta-sigma modulator (DSM). The overclocking technique, enabled by a multipath phase detector and linear resistor-DAC (RDAC) recombination, does not require a high-reference frequency and does not require calibration. A low power 7-nm prototype operating at 4.884 GHz exhibits 154-fs rms jitter and a figure of merit (FOM) of 255.8 dB.

引用

页码：2513 / 2525

页数：13

共 50 条

[1] A Calibration-Free 800 MHz Fractional-N Digital PLL With Embedded TDC
Chen, Mike Shuo-Wei
Su, David
Mehta, Srenik
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (12) : 2819 - 2827
[2] A low-power calibration-free fractional-N digital PLL with high linear phase interpolator
Liu, Junhua (junhualiu@pku.edu.cn), 1600, Institute of Electrical and Electronics Engineers Inc., United States
[3] A Low-Power Calibration-Free Fractional-N Digital PLL with High Linear Phase Interpolator
Yang, Fan
Guo, Hangyan
Wang, Runhua
Zhang, Zherui
Liu, Junhua
Liao, Huailin
2016 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2016, : 269 - 272
[4] A Fractional-N PLL With Space-Time Averaging for Quantization Noise Reduction
Zhang, Yanlong
Sanyal, Arindam
Yu, Xueyi
Quan, Xing
Wen, Kailin
Tang, Xiyuan
Jin, Gang
Geng, Li
Sun, Nan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (03) : 602 - 614
[5] A Reference-Sampling Based Calibration-Free Fractional-N PLL with a PI-Linked Sampling Clock Generator
Han, Jae-Soub
Eom, Tae-Hyeok
Choi, Seong-Wook
Seong, Kiho
Yoon, Dong-Hyun
Kim, Tony Tae-Hyong
Baek, Kwang-Hyun
Shim, Yong
SENSORS, 2021, 21 (20)
[6] A Calibration-Free Fractional-N Ring PLL Using Hybrid Phase/Current-Mode Phase Interpolation Method
Nandwana, Romesh Kumar
Anand, Tejasvi
Saxena, Saurabh
Kim, Seong-Joong
Talegaonkar, Mrunmay
Elkholy, Ahmed
Choi, Woo-Seok
Elshazly, Amr
Hanumolu, Pavan Kumar
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (04) : 882 - 895
[7] An Analog Phase Prediction Based Fractional-N PLL
Bluestone, Aaron
Kaveh, Ryan
Theogarajan, Luke
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
[8] ΔΣ Fractional-N PLL With Hybrid IIR Noise Filtering
Tao, Jingcheng
Heng, Chun-Huat
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (06) : 1004 - 1008
[9] A Fractional-N PLL spur and phase noise simulator
Lauer, Andreas
Follmann, Ruediger
Quibeldey, Matthias
Koether, Dietmar
2011 6TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE, 2011, : 418 - 421
[10] Efficient and Reliable Small-Signal Estimate of Quantization Noise Contribution to Phase Noise in ΔΣ Fractional-N PLL
Bizzarri, Federico
Brambilla, Angelo
Callegari, Sergio
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (06) : 1494 - 1503

← 1 2 3 4 5 →