A Calibration-Free Fractional-N Analog PLL With Negligible DSM Quantization Noise

被引：4

作者：

Murphy, David ^{[1
]}

Yang, Dihang ^{[1
]}

Darabi, Hooman ^{[2
]}

Behzad, Arya ^{[3
]}

机构：

[1] Broadcom Inc, Irvine, CA 92618 USA

[2] Broadcom Inc, Wireless Connect Grp, Irvine, CA 92618 USA

[3] Broadcom Inc, San Jose, CA 95131 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2023年 / 58卷 / 09期

关键词：

Clocks; Phase locked loops; Timing; Voltage-controlled oscillators; Quantization (signal); Phase frequency detectors; Prototypes; CMOS; inductor-capacitor (LC); Index Terms; oscillator; phase noise; phase-locked loop (PLL); voltage-controlled oscillator (VCO); OSCILLATOR; SYNTHESIZER;

D O I：

10.1109/JSSC.2023.3263075

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An analog fractional -N phase-locked loop (PLL) is presented, which largely eliminates quantization noise by overclocking the delta-sigma modulator (DSM). The overclocking technique, enabled by a multipath phase detector and linear resistor-DAC (RDAC) recombination, does not require a high-reference frequency and does not require calibration. A low power 7-nm prototype operating at 4.884 GHz exhibits 154-fs rms jitter and a figure of merit (FOM) of 255.8 dB.

引用

页码：2513 / 2525

页数：13

共 50 条

[41] Fractional-N PLL Phase Noise Effects on Baseband Signal-to-Noise Ratio in FMCW Radars
El-Shennawy, Mohammed
Al-Qudsi, Belal
Joram, Niko
Ellinger, Frank
2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 77 - 80
[42] Glitch-Free Multi-Modulus Frequency Divider for Quantization Noise Suppression in Fractional-N PLLs
Liu, Xiaoming
Jin, Jing
Li, Xi
Zhou, Jianjun
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 478 - 481
[43] New suppression scheme of ΔΣ Fractional-N spurs for PLL synthesizers using analog phase detectors
Tajima, K
Hayashi, R
Takagi, T
2005 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-4, 2005, : 1183 - 1186
[44] An Analog Enhanced All Digtial RF Fractional-N PLL With Self-Calibrated Capability
Wang, Ping-Ying
Zhan, Jing-Hong Conan
Chang, Hsiang-Hui
Hsieh, Bing-Yu
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 749 - 752
[45] A Digital Intensive Fractional-N PLL and All-Digital Self-Calibration Schemes
Wang, Ping-Ying
Zhan, Jing-Hong Conan
Chang, Hsiang-Hui
Chang, Hsiu-Ming Sherman
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (08) : 2182 - 2192
[46] A Fractional-N DPLL with Adaptive Spur Cancellation and Calibration-Free Injection-Locked TDC in 65nm CMOS
Ho, Cheng-Ru
Chen, Mike Shuo-Wei
2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 97 - 100
[47] A Study of Self-Dithering for ΔΣ Fractional-N PLL
Kato, Yuji
Ioka, Eri
Matsuya, Yasuyuki
ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2015, 98 (01) : 9 - 14
[48] CMOS fractional-N PLL IC at microwave frequencies
Microwave J, 7 (162-165):
[49] Design and simulation of Fractional-N PLL frequency synthesizers
Kozak, M
Friedman, EG
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 780 - 783
[50] A study of self-dithering for ΔΣ fractional-N PLL
Kato, Yuji
Ioka, Eri
Matsuya, Yasuyuki
Kato, Y., 1600, Institute of Electrical Engineers of Japan (133): : 234 - 238

← 1 2 3 4 5 →