Evaluating the Impact of Optimizations for Dynamic Binary Modification on 64-bit RISC-V

被引:0
|
作者
Kressel, John Alistair [1 ]
Callaghan, Guillermo [1 ]
Gorgovan, Cosmin [1 ]
Lujan, Mikel [1 ]
机构
[1] Univ Manchester, Dept Comp Sci, Manchester M13 9PL, Lancs, England
基金
英国工程与自然科学研究理事会;
关键词
Dynamic Binary Instrumentation; Dynamic Binary Modification; Binary Code Profiling; RISC-V;
D O I
10.1109/ISPASS57527.2023.00017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Dynamic Binary Modification (DBM) is an important technique used in computer architecture simulators, virtualization, and program analysis, to name a few examples. The software ecosystem of RISC-V is maturing at pace, but is still missing a high-performance, optimized DBM. Addressing this requirement is key to improving the overall software ecosystem. This paper presents a comprehensive performance evaluation study for a DBM (MAMBO) which has been ported and optimized for 64-bit RISC-V. The main optimizations for DBM on RISC architectures have been implemented and tuned for RISC-V to address specific architectural features. For example, jump trampolines have been specifically developed to address the short direct branch range specified by the RISC-V ISA. The evaluation shows that for SPEC CPU2006 the geometric mean overhead is of 14.5%, with SPECint having the largest contribution with a geometric mean of 28.5%, while SPECfp has only an overhead of 5.6%. Concretely, this results in a reduction in runtime for h264ref from over 75 hours using the baseline DBM, to 2.2 hours with optimizations applied.
引用
收藏
页码:81 / 91
页数:11
相关论文
共 50 条
  • [21] Securing a RISC-V architecture: A dynamic approach
    Pillement, S.
    Real, M. Mendez
    Pottier, J.
    Nieddu, T.
    Le Gal, B.
    Faucou, S.
    Bechennec, J. L.
    Briday, M.
    Girbal, S.
    Le Rhun, J.
    Gilles, O.
    Perez, D. Gracia
    Sintzoff, A.
    Coulon, J. R.
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [22] CIFER: A Cache-Coherent 12-nm 16-mm2 SoC With Four 64-Bit RISC-V Application Cores, 18 32-Bit RISC-V Compute Cores, and a 1541 LUT6/mm2 Synthesizable eFPGA
    Li, Ang
    Chang, Ting-Jung
    Gao, Fei
    Ta, Tuan
    Tziantzioulis, Georgios
    Ou, Yanghui
    Wang, Moyang
    Tu, Jinzheng
    Xu, Kaifeng
    Jackson, Paul
    Ning, August
    Chirkov, Grigory
    Orenes-Vera, Marcelo
    Agwa, Shady
    Yan, Xiaoyu
    Tang, Eric
    Balkind, Jonathan
    Batten, Christopher
    Wentzlaff, David
    IEEE SOLID-STATE CIRCUITS LETTERS, 2023, 6 : 229 - 232
  • [23] Evaluating Cryptographic Extensions On A RISC-V Simulation Environment
    Sud, Parangat
    Neisarian, Shekoufeh
    Kavun, Elif Bilge
    2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 548 - 555
  • [24] Evaluation of Bit Manipulation Instructions in Optimization of Size and Speed in RISC-V
    Babu, P. S.
    Sivaraman, Snehashri
    Sarma, Deepa N.
    Warrier, Tripti S.
    2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 54 - 59
  • [25] Integrated Dynamic Memory Manager for a RISC-V Processor
    Tsai, Chun-Jen
    Chao, Chun Wei
    Hong, Sheng-Di
    2023 IFIP/IEEE 31ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, VLSI-SOC, 2023, : 277 - 281
  • [26] Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension
    Chen, Chen
    Xiang, Xiaoyan
    Liu, Chang
    Shang, Yunhai
    Guo, Ren
    Liu, Dongqi
    Lu, Yimin
    Hao, Ziyi
    Luo, Jiahui
    Chen, Zhijian
    Li, Chunqiang
    Pu, Yu
    Meng, Jianyi
    Yan, Xiaolang
    Xie, Yuan
    Qi, Xiaoning
    2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 52 - 64
  • [27] A fast dynamic 64-bit comparator with small transistor count
    Wang, CC
    Hsueh, YH
    Wu, HL
    Wu, CF
    VLSI DESIGN, 2002, 14 (04) : 389 - 395
  • [28] A fast dynamic 64-bit comparator with small transistor count
    Wang, CC
    Wu, HL
    Wu, CF
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 545 - 548
  • [29] Performance characterization of the 64-bit x86 architecture from compiler optimizations' perspective
    Liu, Jack
    Wu, Youfeng
    COMPILER CONSTRUCTION, PROCEEDINGS, 2006, 3923 : 155 - 169
  • [30] A VLSI RISC WITH 20-MFLOPS PEAK, 64-BIT FLOATING-POINT UNIT
    KANEKO, K
    OKAMOTO, T
    NAKAJIMA, M
    NAKAKURA, Y
    GOKITA, S
    NISHIKAWA, J
    TANIKAWA, Y
    KADOTA, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1331 - 1340