共 50 条
- [21] Securing a RISC-V architecture: A dynamic approach 2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
- [22] CIFER: A Cache-Coherent 12-nm 16-mm2 SoC With Four 64-Bit RISC-V Application Cores, 18 32-Bit RISC-V Compute Cores, and a 1541 LUT6/mm2 Synthesizable eFPGA IEEE SOLID-STATE CIRCUITS LETTERS, 2023, 6 : 229 - 232
- [23] Evaluating Cryptographic Extensions On A RISC-V Simulation Environment 2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 548 - 555
- [24] Evaluation of Bit Manipulation Instructions in Optimization of Size and Speed in RISC-V 2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 54 - 59
- [25] Integrated Dynamic Memory Manager for a RISC-V Processor 2023 IFIP/IEEE 31ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, VLSI-SOC, 2023, : 277 - 281
- [26] Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension 2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 52 - 64
- [28] A fast dynamic 64-bit comparator with small transistor count ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 545 - 548
- [29] Performance characterization of the 64-bit x86 architecture from compiler optimizations' perspective COMPILER CONSTRUCTION, PROCEEDINGS, 2006, 3923 : 155 - 169