Evaluating the Impact of Optimizations for Dynamic Binary Modification on 64-bit RISC-V

被引:0
|
作者
Kressel, John Alistair [1 ]
Callaghan, Guillermo [1 ]
Gorgovan, Cosmin [1 ]
Lujan, Mikel [1 ]
机构
[1] Univ Manchester, Dept Comp Sci, Manchester M13 9PL, Lancs, England
基金
英国工程与自然科学研究理事会;
关键词
Dynamic Binary Instrumentation; Dynamic Binary Modification; Binary Code Profiling; RISC-V;
D O I
10.1109/ISPASS57527.2023.00017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Dynamic Binary Modification (DBM) is an important technique used in computer architecture simulators, virtualization, and program analysis, to name a few examples. The software ecosystem of RISC-V is maturing at pace, but is still missing a high-performance, optimized DBM. Addressing this requirement is key to improving the overall software ecosystem. This paper presents a comprehensive performance evaluation study for a DBM (MAMBO) which has been ported and optimized for 64-bit RISC-V. The main optimizations for DBM on RISC architectures have been implemented and tuned for RISC-V to address specific architectural features. For example, jump trampolines have been specifically developed to address the short direct branch range specified by the RISC-V ISA. The evaluation shows that for SPEC CPU2006 the geometric mean overhead is of 14.5%, with SPECint having the largest contribution with a geometric mean of 28.5%, while SPECfp has only an overhead of 5.6%. Concretely, this results in a reduction in runtime for h264ref from over 75 hours using the baseline DBM, to 2.2 hours with optimizations applied.
引用
收藏
页码:81 / 91
页数:11
相关论文
共 50 条
  • [31] The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology
    Zaruba, Florian
    Benini, Luca
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (11) : 2629 - 2640
  • [32] Variable Bit-Precision Vector Extension for RISC-V Based Processors
    Risikesh, R. K.
    Sinha, Sharad
    Rao, Nanditha
    2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 114 - 121
  • [33] Implementation and Extension of Bit Manipulation Instruction on RISC-V Architecture using FPGA
    Jain, Vineet
    Sharma, Abhishek
    Bezerra, Eduardo Augusto
    2020 IEEE 9TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2020), 2020, : 167 - 172
  • [34] A RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures
    Ramirez, Cristobal
    Hernandez, Cesar A.
    Palomar, Oscar
    Unsal, Osman
    Ramirez, Marco A.
    Cristal, Adrian
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2020, 17 (04)
  • [35] Banshee: A Fast LLVM-Based RISC-V Binary Translator
    Riedel, Samuel
    Schuiki, Fabian
    Scheffler, Paul
    Zaruba, Florian
    Benini, Luca
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [36] Evaluating the CCSDS 123 Compressor Running on RISC-V and ARM Architectures
    Imianosky, Carolina
    Valim, Paulo R. O.
    Zeferino, Cesar A.
    Viel, Felipe
    2020 X BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2020,
  • [37] GoblinCore-64: A RISC-V Based Architecture for Data Intensive Computing
    Leidel, John D.
    Wang, Xi
    Chen, Yong
    2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
  • [38] ARE IEEE 754 32-BIT AND 64-BIT BINARY FLOATING-POINT ACCURATE ENOUGH?
    Hutabarat, Bernaridho
    Purnama, I. Ketut Eddy
    Hariadi, Mochamad
    Purnomo, Mauridhi Hery
    MAKARA JOURNAL OF TECHNOLOGY, 2011, 15 (01): : 68 - 74
  • [39] A Flexible Debugger for a RISC-V Based 32-bit System-on-Chip
    Ramirez, Wilmer
    Sarmiento, Marco
    Roa, Elkim
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [40] Implementation and Performance Evaluation of Bit Manipulation Extension on CVA6 RISC-V
    Ijaz, Muhammad
    Saleem, Fatima
    Shahid, Umer
    Waheed, Saad
    Coulon, Jean-Roch
    PROCEEDINGS OF THE 20TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2023, CF 2023, 2023, : 385 - 386