Evaluating the Impact of Optimizations for Dynamic Binary Modification on 64-bit RISC-V

被引:0
|
作者
Kressel, John Alistair [1 ]
Callaghan, Guillermo [1 ]
Gorgovan, Cosmin [1 ]
Lujan, Mikel [1 ]
机构
[1] Univ Manchester, Dept Comp Sci, Manchester M13 9PL, Lancs, England
基金
英国工程与自然科学研究理事会;
关键词
Dynamic Binary Instrumentation; Dynamic Binary Modification; Binary Code Profiling; RISC-V;
D O I
10.1109/ISPASS57527.2023.00017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Dynamic Binary Modification (DBM) is an important technique used in computer architecture simulators, virtualization, and program analysis, to name a few examples. The software ecosystem of RISC-V is maturing at pace, but is still missing a high-performance, optimized DBM. Addressing this requirement is key to improving the overall software ecosystem. This paper presents a comprehensive performance evaluation study for a DBM (MAMBO) which has been ported and optimized for 64-bit RISC-V. The main optimizations for DBM on RISC architectures have been implemented and tuned for RISC-V to address specific architectural features. For example, jump trampolines have been specifically developed to address the short direct branch range specified by the RISC-V ISA. The evaluation shows that for SPEC CPU2006 the geometric mean overhead is of 14.5%, with SPECint having the largest contribution with a geometric mean of 28.5%, while SPECfp has only an overhead of 5.6%. Concretely, this results in a reduction in runtime for h264ref from over 75 hours using the baseline DBM, to 2.2 hours with optimizations applied.
引用
收藏
页码:81 / 91
页数:11
相关论文
共 50 条
  • [41] Evaluation of Variable Bit-Width Units in a RISC-V Processor for Approximate Computing
    Ndour, Genevieve
    Trevisan Jost, Tiago
    Molnos, Anca
    Durand, Yves
    Tisserand, Arnaud
    CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2019, : 344 - 349
  • [42] MIPS and RISC-V: Evaluating Virtualization Trade-off for Edge Devices
    Moratelli, Carlos
    Tiburski, Ramao
    Johann, Sergio F.
    Moura, Emanuel
    de Matos, Everton
    Hessel, Fabiano
    2022 IEEE 8TH WORLD FORUM ON INTERNET OF THINGS, WF-IOT, 2022,
  • [43] Parallel Implementation of PIPO Block Cipher on 32-bit RISC-V Processor
    Kwak, YuJin
    Kim, YoungBeom
    Seo, Seog Chung
    INFORMATION SECURITY APPLICATIONS, 2021, 13009 : 183 - 193
  • [44] A trigonometric hardware acceleration in 32-bit RISC-V microcontroller with custom instruction
    Nguyen, Khai-Duy
    Kiet, Dang Tuan
    Hoang, Trong-Thuc
    Quynh, Nguyen Quang Nhu
    Tran, Xuan-Tu
    Pham, Cong-Kha
    IEICE ELECTRONICS EXPRESS, 2021, 18 (16):
  • [45] Design of a 32-bit, dual pipeline superscalar RISC-V processor on FPGA
    Gokulan, T.
    Muraleedharan, Akshay
    Varghese, Kuruvilla
    2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), 2020, : 340 - 343
  • [46] Towards Efficient Dynamic Binary Translation Optimizations Based on RISC Architectural Features
    Xie, WenBing
    Tang, DaGuo
    Qi, FengBin
    Chai, ZhiLei
    Luo, QiaoLing
    Lin, Yuan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (06)
  • [47] Impact of failures in a MPSoC with shared coprocessors to extend the RISC-V ISA
    Reis, Jorge
    Silveira, Jarbas
    Marcon, Cesar
    PROCEEDINGS OF 2022 11TH LATIN-AMERICAN SYMPOSIUM ON DEPENDABLE COMPUTING, LADC 2022, 2022, : 29 - 34
  • [48] A high-speed energy-efficient 64-bit reconfigurable binary adder
    Perri, S
    Corsonello, P
    Cocorullo, G
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) : 939 - 943
  • [49] Analyzing the impact of the Operating System on the Reliability of a RISC-V FPGA Implementation
    Wali, Imran
    Sanchez-Macian, Alfonso
    Ramos, Alexis
    Antonio Maestro, Juan
    2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,