共 42 条
- [1] A 64-bit decimal floating-point adder [J]. VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 297 - 298
- [2] A 64-bit decimal floating-point comparator [J]. IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 138 - +
- [4] 64-BIT FLOATING-POINT CHIP SET TRIPLES EARLIER PERFORMANCE [J]. ELECTRONIC PRODUCTS MAGAZINE, 1986, 28 (22): : 24 - 25
- [5] FLOATING-POINT MATH CHIP DELIVERS 200 MFLOPS PEAK [J]. ELECTRONIC DESIGN, 1990, 38 (04) : 51 - &
- [6] ARE IEEE 754 32-BIT AND 64-BIT BINARY FLOATING-POINT ACCURATE ENOUGH? [J]. MAKARA JOURNAL OF TECHNOLOGY, 2011, 15 (01): : 68 - 74
- [7] Design and Implementation of a High-performance 64-bit Floating-point Reciprocal and Square Root Reciprocal Unit [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1843 - 1846
- [10] MORE 64-BIT FLOATING-POINT CHIP SETS SHOW UP WITH IMPROVED PERFORMANCE [J]. ELECTRONIC PRODUCTS MAGAZINE, 1985, 28 (13): : 36 - 37