Reliable single-ended ultra-low power GNRFETs-based 9T SRAM cell with improved read and write operations

被引:0
|
作者
Patel, Pramod Kumar [1 ]
Malik, M. M. [2 ]
Gupta, Tarun K. [3 ]
机构
[1] IES Univ, Dept Elect & Commun Engn, Bhopal 462003, India
[2] Maulana Azad Natl Inst Technol, Dept Phys, Bhopal 462003, India
[3] Maulana Azad Natl Inst Technol, Dept Elect & Commun, Bhopal 462003, India
关键词
GNRFETs; SRAM; Single; -ended; Low power; Multi; -threshold; Low leakage; GRAPHENE; DESIGN;
D O I
10.1016/j.microrel.2024.115321
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a reliable single-ended nine-transistor (9T) static random access memory (SRAM) cell which is based on 16 nm graphene nanoribbon FETs (GNRFETs) technology. Single-ended operation significantly reduces switching activity and layout area. Therefore, the power consumption and area of the proposed cell is enhanced by 48.9 % and 3.8 %, respectively, as compared to the 2-bitline (2-BL) 9T SRAM cell. A separate read and write port provides significant improvement in the read and write performance simultaneously. The performance of the proposed cell and other existing cells are evaluated using HSPICE-simulations. The multithreshold technology is used to improve the performance of cells in terms of delay and power consumption. The proposed cell shows significant improvement in read stability and write-ability due to proper device sizing ratio. In nanometer regime, the cell is capable to operate at ultra low supply voltage of 300 mV due to outstanding electrical property of the GNRFETs devices.
引用
下载
收藏
页数:10
相关论文
共 50 条
  • [41] 1 T-1D Single-Ended SRAM Cell Design for Low Power Applications Using CMOS Technology
    Lakshmi, T. Venkata
    Kamaraju, M.
    DISTRIBUTED COMPUTING AND OPTIMIZATION TECHNIQUES, ICDCOT 2021, 2022, 903 : 1 - 10
  • [43] Low-Leakage and Process-Variation-Tolerant Write-Read Disturb-Free 9T SRAM Cell Using CMOS and FinFETs
    Sharma, Ayushparth
    Lata, Kusum
    PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 205 - 210
  • [44] A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing
    Tu, Ming-Hsien
    Lin, Jihi-Yu
    Tsai, Ming-Chien
    Lu, Chien-Yu
    Lin, Yuh-Jiun
    Wang, Meng-Hsueh
    Huang, Huan-Shun
    Lee, Kuen-Di
    Shih, Wei-Chiang
    Jou, Shyh-Jye
    Chuang, Ching-Te
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (06) : 1469 - 1482
  • [45] A 9 T SRAM cell with data-independent read bitline leakage and improved read sensing margin for low power applications
    Sharif, Adeeba
    Ahmad, Sayeed
    Alam, Naushad
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (05)
  • [46] Read Improved and Low Leakage Power CNTFET Based Hybrid 10t SRAM Cell for Low Power Applications
    M. Elangovan
    Kulbhushan Sharma
    Ashish Sachdeva
    Lipika Gupta
    Circuits, Systems, and Signal Processing, 2024, 43 : 1627 - 1660
  • [47] Read Improved and Low Leakage Power CNTFET Based Hybrid 10t SRAM Cell for Low Power Applications
    Elangovan, M.
    Sharma, Kulbhushan
    Sachdeva, Ashish
    Gupta, Lipika
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 43 (3) : 1627 - 1660
  • [48] A robust 12T SRAM cell with improved write margin for ultra -low power applications in 40 nm CMOS
    Kim, Jaeyoung
    Mazumder, Pinaki
    INTEGRATION-THE VLSI JOURNAL, 2017, 57 : 1 - 10
  • [49] Design of low power, variation tolerant single bitline 9T SRAM cell in 16-nm technology in subthreshold region
    Roy, Chandramauleshwar
    Islam, Aminul
    MICROELECTRONICS RELIABILITY, 2021, 120
  • [50] A low power, high speed FinFET based 6T SRAM cell with enhanced write ability and read stability
    Premavathi, Rahaprian Mudiarasan
    Tong, Qiang
    Choi, Ken
    Lee, Yunsik
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 311 - 312