Reliable single-ended ultra-low power GNRFETs-based 9T SRAM cell with improved read and write operations

被引:0
|
作者
Patel, Pramod Kumar [1 ]
Malik, M. M. [2 ]
Gupta, Tarun K. [3 ]
机构
[1] IES Univ, Dept Elect & Commun Engn, Bhopal 462003, India
[2] Maulana Azad Natl Inst Technol, Dept Phys, Bhopal 462003, India
[3] Maulana Azad Natl Inst Technol, Dept Elect & Commun, Bhopal 462003, India
关键词
GNRFETs; SRAM; Single; -ended; Low power; Multi; -threshold; Low leakage; GRAPHENE; DESIGN;
D O I
10.1016/j.microrel.2024.115321
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a reliable single-ended nine-transistor (9T) static random access memory (SRAM) cell which is based on 16 nm graphene nanoribbon FETs (GNRFETs) technology. Single-ended operation significantly reduces switching activity and layout area. Therefore, the power consumption and area of the proposed cell is enhanced by 48.9 % and 3.8 %, respectively, as compared to the 2-bitline (2-BL) 9T SRAM cell. A separate read and write port provides significant improvement in the read and write performance simultaneously. The performance of the proposed cell and other existing cells are evaluated using HSPICE-simulations. The multithreshold technology is used to improve the performance of cells in terms of delay and power consumption. The proposed cell shows significant improvement in read stability and write-ability due to proper device sizing ratio. In nanometer regime, the cell is capable to operate at ultra low supply voltage of 300 mV due to outstanding electrical property of the GNRFETs devices.
引用
下载
收藏
页数:10
相关论文
共 50 条
  • [31] Ultra Low Power Single-ended 6T SRAM Using 40 nm CMOS Technology
    Wang, Chua-Chin
    Tseng, I-Ting
    17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
  • [32] A 4 x 4 8T-SRAM array with single-ended read and differential write scheme for low voltage applications
    Duari, Chusen
    Birla, Shilpi
    Singh, Amit Kumar
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (06)
  • [33] Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell
    Ahmad, Sayeed
    Gupta, Mohit Kumar
    Alam, Naushad
    Hasan, Mohd
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) : 2634 - 2642
  • [34] A compact low-power 4-port register file with grounded write bitlines and single-ended read operations
    Sarfraz, Khawar
    Chan, Mansun
    INTEGRATION-THE VLSI JOURNAL, 2016, 55 : 12 - 21
  • [35] Single-Ended 8T SRAM cell with high SNM and low power/energy consumption
    Mohagheghi, Javad
    Ebrahimi, Behzad
    Torkzadeh, Pooya
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (10) : 1733 - 1755
  • [36] An Ultra-low Power 8T SRAM with Vertical Read Word Line and Data Aware Write Assist
    Lu, Lu
    Yoo, Taegeun
    Van Loi, Le
    Kim, Tony Tae-Hyoung
    2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 143 - 144
  • [37] Transmission gate-based 9T SRAM cell for variation resilient low power and reliable internet of things applications
    Pal, Soumitra
    Gupta, Vivek
    Ki, Wing Hung
    Islam, Aminul
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (05) : 584 - 595
  • [38] A low-leakage single-bitline 9T SRAM cell with read-disturbance removal and high writability for low-power biomedical applications
    Abbasian, Erfan
    Gholipour, Morteza
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (05) : 1537 - 1556
  • [39] A 16kb Column-based Split Cell-VSS, Data-Aware Write-Assisted 9T Ultra-Low Voltage SRAM with Enhanced Read Sensing Margin in 28nm FDSOI
    Siddiqui, M. Sultan M.
    Lee, Zhao Chuan
    Kim, Tony Tae-Hyoung
    2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 165 - 168
  • [40] Full-Custom Design of Low Leakage Data Preserving Ground Gated 6T SRAM Cells to Facilitate Single-Ended Write Operations
    Jiao, Hailong
    Kursun, Volkan
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 484 - 487