Risk Assessment of Hybrid Low Temperature Solder on Surface Mount Technology and Board Level Reliability for BGA Packages

被引:2
|
作者
Lee, Jihyun [1 ]
Park, Yongsung [1 ]
Lee, Junho [1 ]
Lee, Kangjoon [1 ]
Ryu, Hansung [1 ]
Jung, JeeHyun [1 ]
Kim, Kilsoo [1 ]
机构
[1] Samsung Elect Co Ltd, Hwaseong Si, Gyeonggi Do, South Korea
关键词
BGA solder joints; low temperature solder paste; SMT; BLR;
D O I
10.1109/ECTC51909.2023.00115
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low temperature solder (LTS) enables surface mount technology (SMT) at a lower reflow temperature than the traditional Sn-Ag-Cu (SAC) alloy. This allows lower energy cost and CO2 emission during assembly, and its mass production adoption is spreading to various applications. In this study, SMT and board level reliability (BLR) risks of LTS hybrid solder joint system, where package with SAC solder balls are joined with LTS paste are evaluated. Results show that LTS hybrid system is very sensitive to reflow profile. When the reflow peak temperature is not high enough, some solders did not fully collapsed, which increased the Head-in-Pillow (HiP) risk and also showed early PCB side solder cracks during thermal cycling (TC). Higher peak reflow temperature resulted in more stable solder joint shape; however, Bi element with brittle characteristics spreading to package side actually decreased the TC performance. Amount of Bi Mixed Ratio (BMR), which is related to reflow temperature, seems to explain the TC performance and finite element analysis (FEA) also confirm this behavior. FEA showed highest strain energy (Delta SED) density per test cycle as BMR reached 80 % and 30 % at the package side and PCB side respectively. The results suggest optimal BMR range as between 50 % and 70 %. Solder paste volume and package surface finish also showed significant impact on TC performance. As solder paste-to-ball volume ratio increased from 35 % to 50 %, more stable wetting occurred on PCB pad and TC lifetime improved by 40 %. Also electrolytic Ni/Au finish showed 30 % higher TC lifetime compared to Cu/ OSP as Ni/ Au increased solder joint hardness.
引用
收藏
页码:656 / 660
页数:5
相关论文
共 50 条
  • [1] Board Level Solder Joint Assembly and Reliability for Ultra Thin BGA Packages
    Hossain, Mohammad M.
    Aravamudhan, Srinivasa R.
    Nowakowski, Marilyn
    Ma, Xiaoqing
    Walwadkar, Satyajit S.
    Kulkarni, Vijay
    Muthukumar, Sriram
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 43 - 48
  • [2] Board level solder joint reliability analysis and optimization of pyramidal stacked die BGA packages
    Tee, TY
    Zhong, ZW
    MICROELECTRONICS RELIABILITY, 2004, 44 (12) : 1957 - 1965
  • [3] Introduction of a New Metric for the Solder Joint Reliability Assessment of BGA Packages on System Level
    Schempp, Fabian
    Dressler, Marc
    Kraetschmer, Daniel
    Loerke, Friederike
    Wilde, Juergen
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2192 - 2197
  • [4] Effects of solder joint shapes on reliability of BGA packages under board level drop impact loads
    Yang, Xue-Xia
    Xiao, Ge-Sheng
    Shu, Xue-Feng
    Zhendong yu Chongji/Journal of Vibration and Shock, 2013, 32 (01): : 104 - 107
  • [5] Board Level Reliability Improvement in eWLB (Embedded Wafer Level BGA) Packages
    Chow, Seng Guan
    Lin, Yaojian
    Adams, Bernard
    Yoon, Seung Wook
    2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 139 - 142
  • [6] Underfilled BGAs for ceramic BGA packages and board-level reliability
    Burnette, T
    Johnson, Z
    Koschmieder, T
    Oyler, W
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1221 - 1226
  • [7] Improvement of board level reliability for μBGA solder joints using underfill
    Kim, JM
    Farson, DF
    Shin, YE
    MATERIALS TRANSACTIONS, 2003, 44 (10) : 2175 - 2179
  • [8] Factors affecting board level reliability in solder ball array packages
    Williams, C
    Morrison, G
    2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 471 - 476
  • [9] Performance assessment on board-level drop reliability for chip scale packages (fine-pitch BGA)
    Chong, Desmond Y. R.
    Che, F. X.
    Xu, L. H.
    Toh, H. J.
    Pang, John H. L.
    Xiong, B. S.
    Lim, B. K.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 356 - +
  • [10] Board level reliability assessment of chip scale packages
    Wang, ZP
    Tan, YM
    Chua, KM
    MICROELECTRONICS RELIABILITY, 1999, 39 (09) : 1351 - 1356