Risk Assessment of Hybrid Low Temperature Solder on Surface Mount Technology and Board Level Reliability for BGA Packages

被引:2
|
作者
Lee, Jihyun [1 ]
Park, Yongsung [1 ]
Lee, Junho [1 ]
Lee, Kangjoon [1 ]
Ryu, Hansung [1 ]
Jung, JeeHyun [1 ]
Kim, Kilsoo [1 ]
机构
[1] Samsung Elect Co Ltd, Hwaseong Si, Gyeonggi Do, South Korea
关键词
BGA solder joints; low temperature solder paste; SMT; BLR;
D O I
10.1109/ECTC51909.2023.00115
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low temperature solder (LTS) enables surface mount technology (SMT) at a lower reflow temperature than the traditional Sn-Ag-Cu (SAC) alloy. This allows lower energy cost and CO2 emission during assembly, and its mass production adoption is spreading to various applications. In this study, SMT and board level reliability (BLR) risks of LTS hybrid solder joint system, where package with SAC solder balls are joined with LTS paste are evaluated. Results show that LTS hybrid system is very sensitive to reflow profile. When the reflow peak temperature is not high enough, some solders did not fully collapsed, which increased the Head-in-Pillow (HiP) risk and also showed early PCB side solder cracks during thermal cycling (TC). Higher peak reflow temperature resulted in more stable solder joint shape; however, Bi element with brittle characteristics spreading to package side actually decreased the TC performance. Amount of Bi Mixed Ratio (BMR), which is related to reflow temperature, seems to explain the TC performance and finite element analysis (FEA) also confirm this behavior. FEA showed highest strain energy (Delta SED) density per test cycle as BMR reached 80 % and 30 % at the package side and PCB side respectively. The results suggest optimal BMR range as between 50 % and 70 %. Solder paste volume and package surface finish also showed significant impact on TC performance. As solder paste-to-ball volume ratio increased from 35 % to 50 %, more stable wetting occurred on PCB pad and TC lifetime improved by 40 %. Also electrolytic Ni/Au finish showed 30 % higher TC lifetime compared to Cu/ OSP as Ni/ Au increased solder joint hardness.
引用
收藏
页码:656 / 660
页数:5
相关论文
共 50 条
  • [41] Board-level Solder Joint Reliability of QFN Packages with Enclosure and Placement Effects in Various Form Factors
    Lau, Chun-Sean
    Hilmi, Ahmad Faridzul
    Ye, Ning
    Yang, Bo
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1482 - 1488
  • [42] A Finite Element Analysis of Board Level Temperature Cycling Reliability of Embedded Wafer Level BGA (eWLB) Package
    Chow, Seng Guan
    Lin, Yaojian
    Ouyang, Eric
    Ahn, Billy
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1448 - 1454
  • [43] Reliability assessment of indium solder for low temperature electronic packaging
    Chang, Rui W.
    McCluskey, F. Patrick
    CRYOGENICS, 2009, 49 (11) : 630 - 634
  • [44] Quantitative Reliability Prediction Model for Wafer Level Packages under Board-Level Temperature Cycling
    Yang, Hung-Chun
    Kao, Chin-Li
    Chiu, Tz-Cheng
    Lee, Chang-Chi
    Hung, Sung-Ching
    Hung, Chih-Pin
    2014 9TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2014, : 325 - 328
  • [45] Low silver lead-free solder joint reliability of VFBGA packages under board level drop test at-45°C
    Niu, Xiaoyan
    Zhang, Zhanbiao
    Wang, Guixiang
    Shu, Xuefeng
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 762 - 765
  • [46] Investigation into the effects of temperature cycling upon the solder joint connections at the board level of a variety of CSP packages
    Memis, I
    2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 : 218 - 222
  • [47] Investigation of Recrystallization in BGA Package to Evaluate the Low Ag Solder With Different Dopants After Board Level Test
    Yu, Chi-Ko
    Chang, Graver
    Shao, Tina
    Chen, Cherie
    Lee, Jeffrey
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 1069 - 1072
  • [48] Effect of solder composition and substrate surface finish on board level drop test reliability
    Jiang, Don-Son
    Hung, Joe
    Wang, Yu-Po
    Hsiao, C. S.
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1109 - 1113
  • [49] Demonstration of enhanced system-level reliability of ultra-thin BGA packages with circumferential polymer collars and doped solder alloys
    Singh, Bhupender
    Huang, Ting-Chia
    Sundaram, Venky
    Pulugurtha, Raj
    Smet, Vanessa
    Tummala, Rao
    Kawamoto, Satomi
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1377 - 1385
  • [50] Effect of intermetallic and Kirkendall voids growth on board level drop reliability for SnAgCu lead-free BGA solder joint
    Xu, Luhua
    Pang, John H. L.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 275 - +