共 50 条
- [1] Board level reliability of chip scale packages [J]. 1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 513 - 518
- [2] Board level reliability of chip scale packages [J]. 1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 571 - 580
- [3] Board Level Reliability of Wafer Level Chip Scale Packages With Copper Post Technology [J]. IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 155 - 161
- [4] Reliability of Wafer Level Chip Scale Packages [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 1988 - 1994
- [5] Performance assessment on board-level drop reliability for chip scale packages (fine-pitch BGA) [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 356 - +
- [7] Prediction of board-level reliability of chip-scale packages under consecutive drops [J]. PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 73 - 80
- [8] Board Level Reliability assessment of Wafer Level Chip Scale Packages for SACQ, a lead-free solder with a novel life prediction model [J]. 2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
- [10] Drop test reliability of wafer level chip scale packages [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 637 - 644