Board level reliability assessment of chip scale packages

被引:15
|
作者
Wang, ZP [1 ]
Tan, YM [1 ]
Chua, KM [1 ]
机构
[1] Gint Inst Mfg Technol, Singapore 638075, Singapore
关键词
chip scale package; CSP; reliability; thermal cycling test; assembly;
D O I
10.1016/S0026-2714(99)00057-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A large program had been initiated to study the board level reliability of various types of chip scale package (CSP). The results on six different packages are reported here, which cover flex interposer CSP, rigid interposer CSP, wafer level assembly CSP, and lead frame CSP. The packages were assembled on FR4 PCBs of two different thicknesses. Temperature cycling tests from -40 degrees C to +125 degrees C with 15 min dwell time at the extremes were conducted to failure for all the package types. The failure criteria were established based on the pattern of electrical resistance change, The cycles to failure were analyzed using Weibull distribution function for each type of package. Selected packages were tested in the temperature/humidity chamber under 85 degrees C/85%RH for 1000 h. Some assembled packages were tested in vibration condition as well. In all these tests, the electrical resistance of each package under testing was monitored continuously. Test samples were also cross-sectioned and analyzed under a Scanning Electronic Microscope (SEM). Different failure mechanisms were identified for various packages. It was noted that some packages failed at the solder joints while others failed inside the package, which was packaging design and process related. (C) 1998 IMAPS.
引用
收藏
页码:1351 / 1356
页数:6
相关论文
共 50 条
  • [1] Board level reliability of chip scale packages
    Wang, ZP
    Tan, YM
    Chua, KM
    [J]. 1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 513 - 518
  • [2] Board level reliability of chip scale packages
    Hung, SC
    Zheng, PJ
    Chen, HN
    Lee, SC
    Lee, JJ
    [J]. 1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 571 - 580
  • [3] Board Level Reliability of Wafer Level Chip Scale Packages With Copper Post Technology
    Jacobe, April B.
    Lomibao, Pinky B.
    Jackson, John
    [J]. IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 155 - 161
  • [4] Reliability of Wafer Level Chip Scale Packages
    Rongen, R.
    Roucou, R.
    vd Wel, P. J.
    Voogt, F.
    Swartjes, F.
    Weide-Zaage, K.
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 1988 - 1994
  • [5] Performance assessment on board-level drop reliability for chip scale packages (fine-pitch BGA)
    Chong, Desmond Y. R.
    Che, F. X.
    Xu, L. H.
    Toh, H. J.
    Pang, John H. L.
    Xiong, B. S.
    Lim, B. K.
    [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 356 - +
  • [6] Investigations of board-level drop reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2007, 129 (01) : 105 - 108
  • [7] Prediction of board-level reliability of chip-scale packages under consecutive drops
    Yeh, CL
    Lai, YS
    Kao, CL
    [J]. PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 73 - 80
  • [8] Board Level Reliability assessment of Wafer Level Chip Scale Packages for SACQ, a lead-free solder with a novel life prediction model
    Muthuraman, Balaji Nandhivaram
    Canete, Baltazar
    [J]. 2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
  • [9] Effects of different drop test conditions on board-level reliability of chip-scale packages
    Lai, Yi-Shao
    Yang, Po-Chuan
    Yeh, Chang-Lin
    [J]. MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 274 - 281
  • [10] Drop test reliability of wafer level chip scale packages
    Alajoki, M
    Nguyen, L
    Kivilahti, J
    [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 637 - 644