Board level reliability assessment of chip scale packages

被引:15
|
作者
Wang, ZP [1 ]
Tan, YM [1 ]
Chua, KM [1 ]
机构
[1] Gint Inst Mfg Technol, Singapore 638075, Singapore
关键词
chip scale package; CSP; reliability; thermal cycling test; assembly;
D O I
10.1016/S0026-2714(99)00057-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A large program had been initiated to study the board level reliability of various types of chip scale package (CSP). The results on six different packages are reported here, which cover flex interposer CSP, rigid interposer CSP, wafer level assembly CSP, and lead frame CSP. The packages were assembled on FR4 PCBs of two different thicknesses. Temperature cycling tests from -40 degrees C to +125 degrees C with 15 min dwell time at the extremes were conducted to failure for all the package types. The failure criteria were established based on the pattern of electrical resistance change, The cycles to failure were analyzed using Weibull distribution function for each type of package. Selected packages were tested in the temperature/humidity chamber under 85 degrees C/85%RH for 1000 h. Some assembled packages were tested in vibration condition as well. In all these tests, the electrical resistance of each package under testing was monitored continuously. Test samples were also cross-sectioned and analyzed under a Scanning Electronic Microscope (SEM). Different failure mechanisms were identified for various packages. It was noted that some packages failed at the solder joints while others failed inside the package, which was packaging design and process related. (C) 1998 IMAPS.
引用
收藏
页码:1351 / 1356
页数:6
相关论文
共 50 条
  • [41] Assembly and reliability issues associated with leadless chip scale packages
    Mukadam, M
    Meilunas, M
    Borgesen, P
    Srihari, K
    [J]. 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 900 - 905
  • [42] Reliability of chip scale packages under mechanical shock loading
    Mattila, T. T.
    Marjamaki, P.
    Nguyen, L.
    Kivilahti, J. K.
    [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 584 - +
  • [43] Reliability of undermilled chip scale packages attached with heat sink
    Mahalingam, Saketh
    Joshi, Ashutosh
    Lacey, Joseph
    Goray, Kunal
    [J]. ELECTRONIC AND PHOTONIC PACKAGING, INTEGRATION AND PACKAGING OF MICRO/NANO/ELECTRONIC SYSTEMS, 2005, : 65 - 69
  • [44] Board Level Reliability Improvement in eWLB (Embedded Wafer Level BGA) Packages
    Chow, Seng Guan
    Lin, Yaojian
    Adams, Bernard
    Yoon, Seung Wook
    [J]. 2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 139 - 142
  • [45] Component Level Reliability on Different Dimensions of Lead Free Wafer Level Chip Scale Packages Subjected to Extreme Temperatures
    Thirugnanasambandam, Sivasubramanian
    Zhang, Jiawei
    Evans, John
    Xie, Fei
    Perry, Matt
    Lewis, Brian
    Baldwin, Daniel
    Stahn, Kent
    Roy, Michel
    [J]. 2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 612 - 618
  • [46] Reliability Modeling of Lead-Free Solder Joints in Wafer-Level Chip Scale Packages
    Zhao, Jie-Hua
    Gupta, Vikas
    Lohia, Alok
    Edwards, Darvin
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2010, 132 (01) : 0110051 - 0110056
  • [47] Reliability of 6-Side Molded Panel-Level Chip-Scale Packages (PLCSPs)
    Lau, John H.
    Ko, Cheng-Ta
    Peng, Chia-Yu
    Tseng, Tzvy-Jang
    Yang, Kai-Ming
    Xia, Tim
    Lin, Puru Bruce
    Lin, Eagle
    Chang, Leo
    Liu, Hsing Ning
    Lin, Curry
    Fan, Yan-Jun
    Cheng, David
    Lu, Winnie
    [J]. IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 885 - 894
  • [48] Chip on Board (COB) Versus Board on Chip (BOC) Memory Packages
    Hui, Chong Chin
    Chie, Wang Ai
    [J]. PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 731 - 735
  • [49] Wafer level packaging of a tape flip-chip chip scale packages
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    [J]. MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 705 - 713
  • [50] An extremely thin BGA format chip-scale package and its board level reliability
    Yoshida, A
    Kim, YH
    [J]. 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1335 - 1340