Board Level Solder Joint Assembly and Reliability for Ultra Thin BGA Packages

被引:0
|
作者
Hossain, Mohammad M. [1 ]
Aravamudhan, Srinivasa R. [1 ]
Nowakowski, Marilyn [1 ]
Ma, Xiaoqing [1 ]
Walwadkar, Satyajit S. [1 ]
Kulkarni, Vijay [1 ]
Muthukumar, Sriram [1 ]
机构
[1] Intel Corp, Chandler, AZ 85226 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Miniaturization of electronic components driven by "thin and light" products in portable and consumer electronics has lead to thinner and smaller Ball Grid Array (BGA) packages. Surface Mount (SMT) processes for these smaller and thinner packages present significant challenges, and the reduced Z-height requirements were met with improved process solutions. This study is focused on two technology options: (a) Solder Grid Array (SGA) and (b) Coreless packaging. Dynamic warpage and thermo mechanical analysis have significant impact on board level reliability from these technology options. Board level reliability tests indicates the SGA cored packages show lower temperature cycle performance compared to BGA cored packages due to the reduced solder joint height under fatigue loading. Shock tests are comparable for both BGA and SGA cored packages. Coreless BGA packages show significantly better reliability performance compared to the equivalent conventional cored BGA packages.
引用
收藏
页码:43 / 48
页数:6
相关论文
共 50 条
  • [1] Board level solder joint reliability analysis and optimization of pyramidal stacked die BGA packages
    Tee, TY
    Zhong, ZW
    MICROELECTRONICS RELIABILITY, 2004, 44 (12) : 1957 - 1965
  • [2] Effects of solder joint shapes on reliability of BGA packages under board level drop impact loads
    Yang, Xue-Xia
    Xiao, Ge-Sheng
    Shu, Xue-Feng
    Zhendong yu Chongji/Journal of Vibration and Shock, 2013, 32 (01): : 104 - 107
  • [3] Study on the board-level SMT assembly and solder joint reliability of different QFN packages
    Sun, Wei
    Zhu, W. H.
    Danny, Retuta
    Che, F. X.
    Wang, C. K.
    Sun, Anthony Y. S.
    Tan, H. B.
    EUROSIME 2007: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, PROCEEDINGS, 2007, : 344 - +
  • [4] Introduction of a New Metric for the Solder Joint Reliability Assessment of BGA Packages on System Level
    Schempp, Fabian
    Dressler, Marc
    Kraetschmer, Daniel
    Loerke, Friederike
    Wilde, Juergen
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2192 - 2197
  • [5] Enhancing board level BGA assembly and reliability
    Dunford, S
    Viswanadham, P
    Clark, C
    SMTA INTERNATIONAL PROCEEDINGS OF THE TECHNICAL PROGRAM, 1999, : 76 - 96
  • [6] Solder Joint Structure and Reliability of Board Level BGA Package Using No-Clean Curable Solder Paste
    Han, Choi
    Eunteak, Jung
    Sojung, Lee
    Junghwan, Bang
    Junk, Kim
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 193 - 196
  • [7] Board level solder joint reliability modeling and testing of TFBGA packages for telecommunication applications
    Tee, TY
    Ng, HS
    Yap, D
    Baraton, X
    Zhong, ZW
    MICROELECTRONICS RELIABILITY, 2003, 43 (07) : 1117 - 1123
  • [8] SMT process robustness and board level solder joint reliability of C2BGA
    Tiao, Z
    Villa, CM
    Tee, TY
    Du, HB
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1869 - 1874
  • [9] Board level investigation of BGA solder joint deformation strength
    Sinkovics, B.
    Krammer, O.
    MICROELECTRONICS RELIABILITY, 2009, 49 (06) : 573 - 578
  • [10] Demonstration of enhanced system-level reliability of ultra-thin BGA packages with circumferential polymer collars and doped solder alloys
    Singh, Bhupender
    Huang, Ting-Chia
    Sundaram, Venky
    Pulugurtha, Raj
    Smet, Vanessa
    Tummala, Rao
    Kawamoto, Satomi
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1377 - 1385