Board Level Solder Joint Assembly and Reliability for Ultra Thin BGA Packages

被引:0
|
作者
Hossain, Mohammad M. [1 ]
Aravamudhan, Srinivasa R. [1 ]
Nowakowski, Marilyn [1 ]
Ma, Xiaoqing [1 ]
Walwadkar, Satyajit S. [1 ]
Kulkarni, Vijay [1 ]
Muthukumar, Sriram [1 ]
机构
[1] Intel Corp, Chandler, AZ 85226 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Miniaturization of electronic components driven by "thin and light" products in portable and consumer electronics has lead to thinner and smaller Ball Grid Array (BGA) packages. Surface Mount (SMT) processes for these smaller and thinner packages present significant challenges, and the reduced Z-height requirements were met with improved process solutions. This study is focused on two technology options: (a) Solder Grid Array (SGA) and (b) Coreless packaging. Dynamic warpage and thermo mechanical analysis have significant impact on board level reliability from these technology options. Board level reliability tests indicates the SGA cored packages show lower temperature cycle performance compared to BGA cored packages due to the reduced solder joint height under fatigue loading. Shock tests are comparable for both BGA and SGA cored packages. Coreless BGA packages show significantly better reliability performance compared to the equivalent conventional cored BGA packages.
引用
收藏
页码:43 / 48
页数:6
相关论文
共 50 条
  • [21] High solder joint reliability; u*BGA packages with polymer die attach films
    Amagai, M
    Yajima, K
    1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 525 - 530
  • [22] Thermal performance and solder joint reliability for board level assembly of modified leadframe package
    Lee, CC
    Lee, CC
    Chiang, KN
    THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2005, : 553 - 558
  • [23] Board level solder joint reliability analysis of stacked die mixed flip-chip and wirebond BGA
    Tee, Tong Yan
    Ng, Hun Shen
    Zhong, Zhaowei
    MICROELECTRONICS RELIABILITY, 2006, 46 (12) : 2131 - 2138
  • [24] No-clean Polymer Flux Evaluations and its Impact on BGA Solder Joint Quality and Board Level Reliability
    Mei, Serene Lee Choon
    Marbella, Carlo
    Min, Tan Ai
    PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,
  • [25] Factors affecting board level reliability in solder ball array packages
    Williams, C
    Morrison, G
    2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 471 - 476
  • [26] The effect of board stiffness on the solder-joint reliability of HVQFN-packages
    de Vries, J.
    Jansen, M.
    van Driel, W.
    EUROSIME 2007: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, PROCEEDINGS, 2007, : 382 - +
  • [27] A highly accelerated thermal cycling (HATC) test for solder joint reliability assessment in BGA packages
    Long, X.
    Dutta, I.
    Guduru, R.
    Prasanna, R.
    Pacheco, M.
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 539 - 546
  • [28] Flip chip and BGA solder joint reliability
    Ye, Hua
    Basaran, Cemal
    Hopkins, Doug
    Liu, Heng
    Cartwright, Alexander
    Advanced Packaging, 2003, 12 (05): : 17 - 19
  • [29] Induction Heating of Solder Ball Leads for Assembly of BGA Packages
    Lanin, V. L.
    Sergachev, I. I.
    Khot'kin, V. T.
    SURFACE ENGINEERING AND APPLIED ELECTROCHEMISTRY, 2015, 51 (02) : 162 - 166
  • [30] Board-level Solder Joint Reliability of QFN Packages with Enclosure and Placement Effects in Various Form Factors
    Lau, Chun-Sean
    Hilmi, Ahmad Faridzul
    Ye, Ning
    Yang, Bo
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1482 - 1488