共 50 条
- [31] FPGA Optimizations for a Pipelined Floating-Point Exponential Unit [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 316 - 327
- [32] Implementation of the Exponential Function in a Floating-Point Unit [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 125 - 145
- [33] High throughput floating-point dividers implemented in FPGA [J]. 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 291 - 294
- [34] GENERATING HIGH-PERFORMANCE CUSTOM FLOATING-POINT PIPELINES [J]. FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 59 - 64
- [35] FORMALIZATION AND IMPLEMENTATION OF FLOATING-POINT MATRIX OPERATIONS [J]. COMPUTING, 1976, 16 (03) : 239 - 261
- [36] Design and Implementation of Quadruple Floating-Point CORDIC [J]. 2015 IEEE International Symposium on Nanoelectronic and Information Systems, 2015, : 286 - 290
- [37] Implementation of the exponential function in a floating-point unit [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (1-2): : 125 - 145
- [39] Evaluating Power and Energy Consumption of FPGA-based Custom Computing Machines for Scientific Floating-Point Computation [J]. PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 301 - +
- [40] Parameterized Design and Evaluation of Bandwidth Compressor for Floating-Point Data Streams in FPGA-Based Custom Computing [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2013, 7806 : 90 - 102