FPGA Implementation of a Custom Floating-Point Library

被引:0
|
作者
Campos, Nelson [1 ]
Edirisinghe, Eran [2 ,3 ]
Fatima, Shaheen [1 ]
Chesnokov, Slava
Lluis, Alexis [4 ]
机构
[1] Univ Loughborough, Loughborough, England
[2] Keele Univ, Keele, England
[3] Imaging CV Ltd, London, England
[4] ARM Ltd, Manchester, England
关键词
Floating-point arithmetic; FPGA; Real-time; VLSI;
D O I
10.1007/978-3-031-16078-3_36
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents FPGA implementation of a floating-point library for high-performance video processing. The library comprises functions including addition, multiplication, division, square-root, exponentiation and logarithm, as well as floating-point to fixed-point and fixed-point to floating-point conversion. We implement a set of composite functions using this library to compute custom floating-point arithmetic using an Artix-7 FPGA. The synthesis of the library using the software toolkit Vivado from Xilinx is performed and compared with the open-source floating-point library Flopoco. The synthesized library has a maximum latency of 18 cycles to process 20 composite floating-point functions in parallel running at a clock frequency of 148.5 MHz.
引用
收藏
页码:527 / 542
页数:16
相关论文
共 50 条
  • [21] Evaluation of a Floating-Point Intensive Kernel on FPGA
    Jin, Zheming
    Finkel, Hal
    Yoshii, Kazutomo
    Cappello, Franck
    [J]. EURO-PAR 2017: PARALLEL PROCESSING WORKSHOPS, 2018, 10659 : 664 - 675
  • [22] An optimized floating-point matrix multiplication on FPGA
    [J]. Zhang, T., 1832, Asian Network for Scientific Information (12):
  • [23] VLSI implementation of a floating-point divider
    Patel, JN
    Abid, Z
    Wang, W
    [J]. 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 505 - 508
  • [24] Custom Floating-Point Unit Generation for Embedded Systems
    Chong, Yee Jern
    Parameswaran, Sri
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (05) : 638 - 650
  • [25] A library of parameterized floating-point modules and their use
    Belanovic, P
    Leeser, M
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 657 - 666
  • [26] FPGA-Based Training of Convolutional Neural Networks With a Reduced Precision Floating-Point Library
    DiCecco, Roberto
    Sun, Lin
    Chow, Paul
    [J]. 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), 2017, : 239 - 242
  • [27] Feasibility of floating-point arithmetic in FPGA based ANNs
    Nichols, KR
    Moussa, MA
    Areibi, SM
    [J]. COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, : 8 - 13
  • [28] Design of Floating-Point Arithmetic Unit for FPGA with Simulink®
    Kralev, Jordan
    [J]. PROCEEDINGS OF 18TH INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES (IEEE EUROCON 2019), 2019,
  • [29] Logarithmic number system and floating-point arithmetics on FPGA
    Matousek, R
    Tichy, M
    Pohl, Z
    Kadlec, J
    Softley, C
    Coleman, N
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 627 - 636
  • [30] FFT Implementation with Fused Floating-Point Operations
    Swartzlander, Earl E., Jr.
    Saleh, Hani H. M.
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (02) : 284 - 288