Evaluation of a Floating-Point Intensive Kernel on FPGA

被引:2
|
作者
Jin, Zheming [1 ]
Finkel, Hal [1 ]
Yoshii, Kazutomo [1 ]
Cappello, Franck [1 ]
机构
[1] Argonne Natl Lab, Argonne, IL 60439 USA
关键词
HPC; FPGA; Floating-point operation; OpenCL;
D O I
10.1007/978-3-319-75178-8_53
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Heterogeneous platforms provide a promising solution for high-performance and energy-efficient computing applications. This paper presents our research on usage of heterogeneous platform for a floating-point intensive kernel. We first introduce the floating-point intensive kernel from the geographical information system. Then we analyze the FPGA designs generated by the Intel FPGA SDK for OpenCL, and evaluate the kernel performance and the floating-point error rate of the FPGA designs. Finally, we compare the performance and energy efficiency of the kernel implementations on the Arria 10 FPGA, Intel's Xeon Phi Knights Landing CPU, and NVIDIA's Kepler GPU. Our evaluation shows the energy efficiency of the single-precision kernel on the FPGA is 1.35X better than on the CPU and the GPU, while the energy efficiency of the double-precision kernel on the FPGA is 1.36X and 1.72X less than the CPU and GPU, respectively.
引用
收藏
页码:664 / 675
页数:12
相关论文
共 50 条
  • [1] Power and Performance Tradeoff of a Floating-point Intensive Kernel on OpenCL FPGA Platform
    Jin, Zheming
    Finkel, Hal
    [J]. 2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 716 - 720
  • [2] Evaluating Floating-point Intensive Applications on OpenCL FPGA Platforms: A Case Study on the SimpleMOC Kernel
    Jin, Zheming
    Finkel, Hal
    [J]. 2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [3] Parameterisable floating-point operations on FPGA
    Lee, B
    Burgess, N
    [J]. THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1064 - 1068
  • [4] Floating-Point FPGA: Architecture and Modeling
    Ho, Chun Hok
    Yu, Chi Wai
    Leong, Philip
    Luk, Wayne
    Wilton, Steven J. E.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (12) : 1709 - 1718
  • [5] Floating-point matrix product on FPGA
    Bensaali, Faycal
    Amira, Abbes
    Sotudeh, Reza
    [J]. 2007 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1 AND 2, 2007, : 466 - +
  • [6] FPGA accelerator for floating-point matrix multiplication
    Jovanovic, Z.
    Milutinovic, V.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (04): : 249 - 256
  • [7] A Fused Continuous Floating-Point MAC on FPGA
    Yuan, Min
    Xing, Qianjian
    Ma, Zhenguo
    Yu, Feng
    Xu, Yingke
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (09): : 1594 - 1598
  • [8] Fast HUB Floating-Point Adder for FPGA
    Villalba, Julio
    Hormigo, Javier
    Gonzalez-Navarro, Sonia
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (06) : 1028 - 1032
  • [9] Efficient Implementation of Floating-Point Reciprocator on FPGA
    Jaiswal, Manish Kumar
    Chandrachoodan, Nitin
    [J]. 22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 267 - 271
  • [10] FPGA Implementation of a Custom Floating-Point Library
    Campos, Nelson
    Edirisinghe, Eran
    Fatima, Shaheen
    Chesnokov, Slava
    Lluis, Alexis
    [J]. INTELLIGENT SYSTEMS AND APPLICATIONS, VOL 2, 2023, 543 : 527 - 542