FPGA Implementation of a Custom Floating-Point Library

被引：0

作者：

Campos, Nelson ^{[1
]}

Edirisinghe, Eran ^{[2
,3
]}

Fatima, Shaheen ^{[1
]}

Chesnokov, Slava

Lluis, Alexis ^{[4
]}

机构：

[1] Univ Loughborough, Loughborough, England

[2] Keele Univ, Keele, England

[3] Imaging CV Ltd, London, England

[4] ARM Ltd, Manchester, England

来源：

INTELLIGENT SYSTEMS AND APPLICATIONS, VOL 2 | 2023年 / 543卷

关键词：

Floating-point arithmetic; FPGA; Real-time; VLSI;

D O I：

10.1007/978-3-031-16078-3_36

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents FPGA implementation of a floating-point library for high-performance video processing. The library comprises functions including addition, multiplication, division, square-root, exponentiation and logarithm, as well as floating-point to fixed-point and fixed-point to floating-point conversion. We implement a set of composite functions using this library to compute custom floating-point arithmetic using an Artix-7 FPGA. The synthesis of the library using the software toolkit Vivado from Xilinx is performed and compared with the open-source floating-point library Flopoco. The synthesized library has a maximum latency of 18 cycles to process 20 composite floating-point functions in parallel running at a clock frequency of 148.5 MHz.

引用

页码：527 / 542

页数：16

共 50 条

[1] Efficient Implementation of Floating-Point Reciprocator on FPGA
Jaiswal, Manish Kumar
Chandrachoodan, Nitin
[J]. 22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 267 - 271
[2] FPGA implementation of the high-speed floating-point operation
Ji, XS
Wang, SR
[J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 626 - 629
[3] Reconfigurable Custom Floating-Point Instructions
Jin, Zhanpeng
Pittman, Richard Neil
Forin, Alessandro
[J]. FPGA 10, 2010, : 287 - 287
[4] Tackling Gaps in Floating-Point Arithmetic: Unum Arithmetic Implementation on FPGA
Hou, Junjie
Zhu, Yongxin
Shen, Yulan
Li, Mengjun
Wu, Han
Song, Han
[J]. 2017 19TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS (HPCC) / 2017 15TH IEEE INTERNATIONAL CONFERENCE ON SMART CITY (SMARTCITY) / 2017 3RD IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (DSS), 2017, : 615 - 616
[5] FPGA Based Implementation of a Double Precision IEEE Floating-Point Adder
Ghosh, Somsubhra
Bhattacharyya, Prarthana
Dutta, Arka
[J]. 7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 271 - 275
[6] A FPGA implementation of an open-source floating-point computation system
Brunelli, Claudio
Garzia, Fabio
Nurmi, Jari
Mucci, Claudio
Campi, Fabio
Rossi, Davide
[J]. 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 29 - 32
[7] FPGA Implementation of CORDIC Algorithms for Sine and Cosine Floating-Point Calculations
Sergiyenko, Anatoliy
Moroz, Leonid
Mychuda, Lesya
Samotyj, Volodymir
[J]. PROCEEDINGS OF THE THE 11TH IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS (IDAACS'2021), VOL 1, 2021, : 383 - 386
[8] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA
Jaiswal, Manish Kumar
Chandrachoodan, Nitin
[J]. IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337
[9] FPGA-Specific Custom VLIW Architecture for Arbitrary Precision Floating-Point Arithmetic
Lei, Yuanwu
Dou, Yong
Zhou, Jie
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2011, E94D (11): : 2173 - 2183
[10] Parameterisable floating-point operations on FPGA
Lee, B
Burgess, N
[J]. THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1064 - 1068

← 1 2 3 4 5 →