MOSFET-like CNFET based logic gate library for low-power application:a comparative study

被引:0
|
作者
P.A.Gowri Sankar [1 ]
K.Udhayakumar [1 ]
机构
[1] Department of Electrical Engineering,Anna University
关键词
CNFET; digital integrated circuits; logic gate design; low-voltage low-power logic styles;
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ;
摘要
The next generation of logic gate devices are expected to depend upon radically new technologies mainly due to the increasing difficulties and limitations of existing CMOS technology. MOSFET like CNFETs should ideally be the best devices to work with for high-performance VLSI. This paper presents results of a comprehensive comparative study of MOSFET-like carbon nanotube field effect transistors(CNFETs) technology based logic gate library for high-speed, low-power operation than conventional bulk CMOS libraries. It focuses on comparing four promising logic families namely: complementary-CMOS(C-CMOS), transmission gate(TG), complementary pass logic(CPL) and Domino logic(DL) styles are presented. Based on these logic styles, the proposed library of static and dynamic NAND-NOR logic gates, XOR, multiplexer and full adder functions are implemented efficiently and carefully analyzed with a test bench to measure propagation delay and power dissipation as a function of supply voltage. This analysis provides the right choice of logic style for low-power, high-speed applications. Proposed logic gates libraries are simulated using Synopsys HSPICE based on the standard 32 nm CNFET model. The simulation results demonstrate that, it is best to use C-CMOS logic style gates that are implemented in CNFET technology which are superior in performance compared to other logic styles, because of their low average powerdelayproduct(PDP). The analysis also demonstrates how the optimum supply voltage varies with logic styles in ultra-low power systems. The robustness of the proposed logic gate library is also compared with conventional and state-art of CMOS logic gate libraries.
引用
收藏
页码:116 / 128
页数:13
相关论文
共 50 条
  • [11] Fast and Low-Power CMOS and CNFET based Hysteresis Voltage Comparator
    Vidhyadharan, Abhay S. S.
    Anuhya, Gangavarapu
    Shukla, Shivangi
    Vidhyadharan, Sanjay
    IETE JOURNAL OF RESEARCH, 2024, 70 (02) : 1899 - 1910
  • [12] GAAS MOSFET FOR LOW-POWER HIGH-SPEED LOGIC APPLICATIONS
    MIMURA, T
    YOKOYAMA, N
    KUSAKAWA, H
    SUYAMA, K
    FUKUTA, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (11) : 1828 - 1828
  • [13] Flogic - Floating-gate logic for low-power operation
    Lande, TS
    Wisland, DT
    Soether, T
    Berg, Y
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 1041 - 1044
  • [14] Simulation Study of the Slope-Channel Double-Gate MOSFET for Low-Power Applications
    Zhang, Maolin
    Guo, Yufeng
    Chen, Jing
    Zhang, Jun
    Yao, Jiafei
    2019 CROSS STRAIT QUAD-REGIONAL RADIO SCIENCE AND WIRELESS TECHNOLOGY CONFERENCE (CSQRWC), 2019,
  • [15] Noncomplementary BiCMOS logic and CMOS logic for low-voltage, low-power operation - A comparative study
    Margala, M
    Durdle, NG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) : 1580 - 1585
  • [16] Low-Power Logic Design Based on Gate Driving Way Considering Interconnections Capacitances
    Brzozowski, Ireneusz
    Kos, Andrzej
    MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 450 - 455
  • [17] Low-power logic design based on gate driving way considering interconnections capacitances
    Brzozowski, Ireneusz
    Kos, Andrzej
    PRZEGLAD ELEKTROTECHNICZNY, 2010, 86 (11A): : 102 - 106
  • [18] A Noise Immune Double Suspended Gate MOSFET for Ultra Low-Power Applications
    Sengupta, Savio Jay
    Goswami, Bijoy
    Das, Pritam
    Sarkar, Subir Kumar
    Silicon, 2022, 14 (10): : 5091 - 5101
  • [19] A Noise Immune Double Suspended Gate MOSFET for Ultra Low-Power Applications
    Sengupta, Savio Jay
    Goswami, Bijoy
    Das, Pritam
    Sarkar, Subir Kumar
    SILICON, 2022, 14 (10) : 5091 - 5101
  • [20] A Noise Immune Double Suspended Gate MOSFET for Ultra Low-Power Applications
    Savio Jay Sengupta
    Bijoy Goswami
    Pritam Das
    Subir Kumar Sarkar
    Silicon, 2022, 14 : 5091 - 5101