MOSFET-like CNFET based logic gate library for low-power application:a comparative study

被引:0
|
作者
P.A.Gowri Sankar [1 ]
K.Udhayakumar [1 ]
机构
[1] Department of Electrical Engineering,Anna University
关键词
CNFET; digital integrated circuits; logic gate design; low-voltage low-power logic styles;
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ;
摘要
The next generation of logic gate devices are expected to depend upon radically new technologies mainly due to the increasing difficulties and limitations of existing CMOS technology. MOSFET like CNFETs should ideally be the best devices to work with for high-performance VLSI. This paper presents results of a comprehensive comparative study of MOSFET-like carbon nanotube field effect transistors(CNFETs) technology based logic gate library for high-speed, low-power operation than conventional bulk CMOS libraries. It focuses on comparing four promising logic families namely: complementary-CMOS(C-CMOS), transmission gate(TG), complementary pass logic(CPL) and Domino logic(DL) styles are presented. Based on these logic styles, the proposed library of static and dynamic NAND-NOR logic gates, XOR, multiplexer and full adder functions are implemented efficiently and carefully analyzed with a test bench to measure propagation delay and power dissipation as a function of supply voltage. This analysis provides the right choice of logic style for low-power, high-speed applications. Proposed logic gates libraries are simulated using Synopsys HSPICE based on the standard 32 nm CNFET model. The simulation results demonstrate that, it is best to use C-CMOS logic style gates that are implemented in CNFET technology which are superior in performance compared to other logic styles, because of their low average powerdelayproduct(PDP). The analysis also demonstrates how the optimum supply voltage varies with logic styles in ultra-low power systems. The robustness of the proposed logic gate library is also compared with conventional and state-art of CMOS logic gate libraries.
引用
收藏
页码:116 / 128
页数:13
相关论文
共 50 条
  • [41] Analytical modeling of the suspended-gate FET and design insights for low-power logic
    Akarvardar, Kerem
    Eggimann, Christoph
    Tsamados, Dirnitrios
    Chauhan, Yogesh Singh
    Wan, Gordon C.
    Lonescu, Adrian Mihai
    Howe, Roger T.
    Wong, H. -S. Philip
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) : 48 - 59
  • [42] Floating Fin Shaped Stacked Nanosheet MOSFET for Low Power Logic Application
    Kim, Munhyeon
    Kim, Sihyun
    Lee, Kitae
    Lee, Jong-Ho
    Park, Byung-Gook
    Kwon, Daewoong
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2023, 11 : 95 - 100
  • [43] CMOS differential logic family with conditional operation for low-power application
    Kim, Young-Won
    Kim, Joo-Seong
    Kim, Jong-Woo
    Kong, Bai-Sun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (05) : 437 - 441
  • [44] Low-power register file based on adiabatic logic circuits
    Hu, Jianping
    Li, Hong
    Wu, Yangbo
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 382 - 392
  • [45] Low-power and low-energy CNFET-based approximate full adder cell for image processing applications
    Mehrabani, Yavar Safaei
    Maleknejad, Mojtaba
    Rostami, Danial
    Uoosefian, Hamid Reza
    CIRCUIT WORLD, 2022, 49 (04) : 397 - 412
  • [46] Comparative Study of 48V-based Low-Power Automotive Architectures
    Cabizza, Stefano
    Corradini, Luca
    Spiazzi, Giorgio
    Garbossa, Cristian
    2020 IEEE 21ST WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS (COMPEL), 2020, : 852 - 859
  • [47] A Simulation Study on the Effects of Interface Charges and Geometry on Vertical GAA GaN Nanowire MOSFET for Low-Power Application
    Thingujam, Terirama
    Dai, Quan
    Kim, Eunjin
    Lee, Jung-Hee
    IEEE ACCESS, 2021, 9 : 101447 - 101453
  • [48] Compact and low-power optical logic NOT gate based on photonic crystal waveguides without optical amplifiers and nonlinear materials
    Wu, Chih Jung
    Liu, Chung Ping
    Ouyang, Zhengbiao
    APPLIED OPTICS, 2012, 51 (05) : 680 - 685
  • [49] Full-Swing Gate Diffusion Input logic-Case-study of low-power CLA adder design
    Morgenshtein, Arkadiy
    Yuzhaninov, Viacheslav
    Kovshilovsky, Alexey
    Fish, Alexander
    INTEGRATION-THE VLSI JOURNAL, 2014, 47 (01) : 62 - 70
  • [50] A New Device-Parameter-Oriented DC Power Model for Symmetric Operation of Junctionless Double-Gate MOSFET Working on Low-Power CMOS Subthreshold Logic Gates
    Gao, Hong-Wun
    Wang, Yeong-Her
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (03) : 424 - 431