MOSFET-like CNFET based logic gate library for low-power application:a comparative study

被引:0
|
作者
P.A.Gowri Sankar [1 ]
K.Udhayakumar [1 ]
机构
[1] Department of Electrical Engineering,Anna University
关键词
CNFET; digital integrated circuits; logic gate design; low-voltage low-power logic styles;
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ;
摘要
The next generation of logic gate devices are expected to depend upon radically new technologies mainly due to the increasing difficulties and limitations of existing CMOS technology. MOSFET like CNFETs should ideally be the best devices to work with for high-performance VLSI. This paper presents results of a comprehensive comparative study of MOSFET-like carbon nanotube field effect transistors(CNFETs) technology based logic gate library for high-speed, low-power operation than conventional bulk CMOS libraries. It focuses on comparing four promising logic families namely: complementary-CMOS(C-CMOS), transmission gate(TG), complementary pass logic(CPL) and Domino logic(DL) styles are presented. Based on these logic styles, the proposed library of static and dynamic NAND-NOR logic gates, XOR, multiplexer and full adder functions are implemented efficiently and carefully analyzed with a test bench to measure propagation delay and power dissipation as a function of supply voltage. This analysis provides the right choice of logic style for low-power, high-speed applications. Proposed logic gates libraries are simulated using Synopsys HSPICE based on the standard 32 nm CNFET model. The simulation results demonstrate that, it is best to use C-CMOS logic style gates that are implemented in CNFET technology which are superior in performance compared to other logic styles, because of their low average powerdelayproduct(PDP). The analysis also demonstrates how the optimum supply voltage varies with logic styles in ultra-low power systems. The robustness of the proposed logic gate library is also compared with conventional and state-art of CMOS logic gate libraries.
引用
收藏
页码:116 / 128
页数:13
相关论文
共 50 条
  • [31] Retiming-based logic synthesis for low-power
    Hsu, YL
    Wang, SJ
    ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 275 - 278
  • [32] Application of nonlinear systems for designing low-power logic gates based on stochastic resonance
    Lizeth, Gonzalez-Carabarin
    Asai, Tetsuya
    Motomura, Masato
    IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2014, 5 (04): : 445 - 455
  • [33] Study of the Mesa Etched Tri-Gate InAs HEMTs with Extremely Low SS for Low-Power Logic Applications
    Lin, Yueh-Chin
    Yao, Jing-Neng
    Hsu, Hisang-Hua
    Wong, Ying-Chieh
    Huang, Chi-Yi
    Hsu, Heng Tung
    Iwai, Hiroshi
    Chang, Edward Yi
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [34] Novel low-voltage low-power full-swing BiNMOS logic gate
    Margala, M
    Durdle, NG
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (05) : 487 - 498
  • [35] A low-power, highly scalable, vertical double-gate MOSFET using novel processes
    Cho, Hoon
    Kapur, Pawan
    Kalavade, Pranav
    Saraswat, Krishna C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (02) : 632 - 639
  • [36] Novel Low-power Ternary Explicit Pulsed JKL Flip-Flop Based on CNFET
    Wang Qian
    Wang Pengjun
    Gong Daohui
    2016 IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS WIRELESS BROADBAND (ICUWB2016), 2016,
  • [37] Optimized Design of a 32-nm CNFET-Based Low-Power Ultrawideband CCII
    Imran, Ale
    Hasan, Mohd
    Islam, Aminul
    Abbasi, Shuja Ahmad
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (06) : 1100 - 1109
  • [38] Review on Domino Logic Techniques for High Speed Low-Power Logic Circuit Application
    Bala, T. Vinoth
    Rishi, P. L.
    Sharuya, R.
    Subashree, N.
    Sneha, M.
    Sabarikannan, M. M.
    2019 5TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS (ICACCS), 2019, : 968 - 971
  • [39] Low-Power Gate Driver Circuit for TFT-LCD Application
    Lin, Chih-Lung
    Tu, Chun-Da
    Wu, Chia-En
    Hung, Chia-Che
    Gan, Kwang-Jow
    Chou, Kuan-Wen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (05) : 1410 - 1415
  • [40] High-speed and low-power operation of a resonant tunneling logic gate MOBILE
    Maezawa, K
    Matsuzaki, H
    Yamamoto, M
    Otsuji, T
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (03) : 80 - 82