Universal GALS Platform and Evaluation Methodology for Networks-on-Chip

被引：0

作者：

林世俊 ^{[1
]}

苏厉 ^{[1
]}

金德鹏 ^{[1
]}

曾烈光 ^{[1
]}

机构：

[1] State Key Laboratory on Microwave and Digital Communication,Department of Electronic Engineering,Tsinghua University

来源：

TsinghuaScienceandTechnology | 2009年 / 14卷 / 02期

基金：

中国国家自然科学基金;

关键词：

network-on-chip(NoC); globally-asynchronous locally-synchronous(GALS); wormhole; evaluation methodology;

D O I：

暂无

中图分类号：

TN47 [大规模集成电路、超大规模集成电路];

学科分类号：

080903 ; 1401 ;

摘要：

A networks-on-chip(NoC)cost-effective design method was given based on the globallyasynchronous locally-synchronous(GALS)interconnect structure.In this method,the synchronous mode was used to transmit data among routers,network interface(NI),and intellectual property(IP)via a synchronous circuit.Compared with traditional methods of implementing GALS,this method greatly reduces the transmission latency and is compatible with existing very large scale integration(VLSI)design tools.The platform designed based on the method can support two kinds of packetizing mechanisms,any topology, several kinds of traffic,and many configurable parameters such as the number of virtual channels,thus the platform is universal.An NoC evaluation methodology is given with a case study showing that the platform and evaluation methodology work well.

引用

页码：176 / 182

页数：7

共 50 条

[1] Universal GALS Platform and Evaluation Methodology for Networks-on-Chip
Lin, Shijun
Su, Li
Jin, Depeng
Zeng, Lieguang
Tsinghua Science and Technology, 2009, 14 (02) : 176 - 182
[2] Voltage-frequency island partitioning for GALS-based networks-on-chip
Ogras, Umit Y.
Marculescu, Radu
Choudhary, Puru
Marculescu, Diana
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 110 - +
[3] Communication-aware VFI partitioning for GALS-based networks-on-chip
Dongkun Shin
Woojoong Kim
Soontae Kwon
Tae Hee Han
Design Automation for Embedded Systems, 2011, 15 : 89 - 109
[4] Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Networks-on-Chip
Bertozzi, Davide
Miorandi, Gabriele
Tala, Mahdi
Nowick, Steven M.
2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 77 - 80
[5] Communication-aware VFI partitioning for GALS-based networks-on-chip
Shin, Dongkun
Kim, Woojoong
Kwon, Soontae
Han, Tae Hee
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2011, 15 (02) : 89 - 109
[6] A methodology for design, modeling, and analysis of networks-on-chip
Xu, J
Wolf, W
Henkel, J
Chakradhar, S
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1778 - 1781
[7] Fault-Tolerant Routing Methodology for Networks-on-Chip
Savva, S.
2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
[8] A LINK REMOVAL METHODOLOGY FOR NETWORKS-ON-CHIP ON RECONFIGURABLE SYSTEMS
Wang, Daihan
Matsutani, Hiroki
Amano, Hideharu
Koibuchi, Michihiro
2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 269 - +
[9] Analytical Approaches for Performance Evaluation of Networks-on-Chip
Kiasari, Abbas Eslami
Jantsch, Axel
Bekooij, Marco
Burns, Alan
Lu, Zhonghai
CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, 2012, : 211 - 212
[10] Mathematical Formalisms for Performance Evaluation of Networks-on-Chip
Kiasari, Abbas Eslami
Jantsch, Axel
Lu, Zhonghai
ACM COMPUTING SURVEYS, 2013, 45 (03)

← 1 2 3 4 5 →