A LINK REMOVAL METHODOLOGY FOR NETWORKS-ON-CHIP ON RECONFIGURABLE SYSTEMS

被引：0

作者：

Wang, Daihan ^{[1
]}

Matsutani, Hiroki ^{[1
]}

Amano, Hideharu ^{[1
]}

Koibuchi, Michihiro ^{[2
]}

机构：

[1] Keio Univ, Yokohama, Kanagawa 223, Japan

[2] Natl Inst Informat, Tokyo, Japan

来源：

2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2 | 2008年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

While the regular 2-D mesh topology has been utilized for most of Net-work-on-Chips (NoCs) on FPGAs, spatially biased traffic in some applications make some customization method feasible. A link removal strategy that customizes the router in NoC is proposed for reconfigurable systems in order to minimize required hardware amount. Based on the pre-analyzed traffic information, links on which the communication amount is small are removed to reduce the hardware cost with enough performance being kept. Two policies are proposed to avoid deadlocks and better performance can be achieved compared with up*/down* routing on the irregular topology with links removed. In the image recognition application susan, the proposed method can save 30% of the hardware amount without performance degradation.

引用

页码：269 / +

页数：2

共 50 条

[1] A Link Removal Methodology for Application-Specific Networks-on-Chip on FPGAs
Wang, Daihan
Matsutani, Hiroki
Koibuchi, Michihiro
Amano, Hideharu
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (04): : 575 - 583
[2] A temporal correlation based port combination methodology for networks-on-chip on reconfigurable systems
Wang, Daihan
Matsutani, Hiroki
Amano, Hideharu
Koibuchi, Michihiro
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 383 - 388
[3] Router design for application specific networks-on-chip on reconfigurable systems
Vestias, Mario P.
Neto, Horacio C.
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 389 - 394
[4] Reconfigurable Silicon Photonic Networks-on-Chip
Dong, Po
2015 OPTO-ELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC), 2015,
[5] The Need for Reconfigurable Routers in Networks-on-Chip
Matos, Debora
Concatto, Caroline
Carro, Luigi
Kastensmidt, Fernanda
Susin, Altamiro
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 275 - 280
[6] eXtended Torus routing algorithm for networks-on-chip: a routing algorithm for dynamically reconfigurable networks-on-chip
Beldachi, Arash Farhadi
Hollis, Simon
Nunez-Yanez, Jose L.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 148 - 162
[7] A methodology for design, modeling, and analysis of networks-on-chip
Xu, J
Wolf, W
Henkel, J
Chakradhar, S
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1778 - 1781
[8] Reconfigurable fault tolerant routing for networks-on-chip with logical hierarchy
Schley, Gert
Ahmed, Ibrahim
Afzal, Muhammad
Radetzki, Martin
COMPUTERS & ELECTRICAL ENGINEERING, 2016, 51 : 195 - 206
[9] Fault-Tolerant Routing Methodology for Networks-on-Chip
Savva, S.
2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
[10] Novel methodologies for performance & power efficient reconfigurable networks-on-chip
Sethuraman, Balasubramanian
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 925 - 926

← 1 2 3 4 5 →