On the Asymmetry of Stuck-at Fault Sensitivity in Memristive Neural Architectures

被引:0
|
作者
Mondal, Manobendra Nath [1 ]
Chowdhury, Animesh Basak [2 ]
Prajapati, Santlal [3 ]
Sur-Kolay, Susmita [3 ]
Bhattacharya, Bhargab B. [3 ]
机构
[1] UPES, Sch Comp Sci, Dehra Dun, Uttarakhand, India
[2] NYU, Tandon Sch Engn, New York, NY USA
[3] Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata, India
关键词
Memristive crossbar; Fault-tolerance; Neuromorphic computing; NETWORK; CIRCUIT;
D O I
10.1109/ITCINDIA62949.2024.10652097
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The use of memristive crossbar-based architectures has gained traction as a potential solution for performing computationally expensive tasks such as matrix-vector multiplication and vector outer product, which require significant amount of space, time, and energy. Despite being deemed inherently fault-tolerant, memristive crossbar-based neural architecture (MCNA) may often experience accuracy degradation due to hardware faults, resulting in significant variations. This study aims to comprehensively analyze the impact of stuck-at faults (SAFs) on the accuracy of a neural network during classification or regression. Contrary to the popular belief, it is observed that the impact of stuck-at-0 (SA0) and stuck-at-1 (SA1) faults are highly asymmetric with respect to the loss of accuracy. Thus this study might help in planning test strategies for the enhancement of fault immunity in memristive neural architectures.
引用
收藏
页码:71 / 76
页数:6
相关论文
共 50 条
  • [41] Extracting precise diagnosis of bridging faults from stuck-at fault information
    Arslan, B
    Orailoglu, A
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 230 - 235
  • [42] Locating bridging faults using dynamically computed stuck-at fault dictionaries
    State Univ of New York at Buffalo, Buffalo, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 9 (876-887):
  • [43] A Technique for Low Power, Stuck-at Fault Diagnosable and Reconfigurable Scan Architecture
    Kumar, Binod
    Nehru, Boda
    Pandey, Brajesh
    Singh, Virendra
    Tudu, Jaynarayan
    PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
  • [44] Fault Collapsing For Digital Circuits Based On Relations Between Stuck-At Faults
    Grigoryan, Tigranuhi
    Malkhasyan, Heghineh
    Mushyan, Gevorg
    Vardanian, Valery
    TENTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGIES REVISED SELECTED PAPERS CSIT-2015, 2015, : 15 - 18
  • [45] Locating bridging faults using dynamically computed stuck-at fault dictionaries
    Gong, YM
    Chakravarty, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (09) : 876 - 887
  • [46] Detection of Stuck-at and Bridging Fault in Reversible Circuits using an Augmented Circuit
    Handique, Mousum
    Deka, Jantindra Kumar
    Biswas, Santosh
    2021 IEEE 30TH ASIAN TEST SYMPOSIUM (ATS 2021), 2021, : 55 - 60
  • [47] Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability
    Nowick, SM
    Jha, NK
    Cheng, FC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (12) : 1514 - 1521
  • [48] A new classification of path-delay fault testability in terms of stuck-at faults
    Subhashis Majumder
    Bhargab B. Bhattacharya
    Vishwani D. Agrawal
    Michael L. Bushnell
    Journal of Computer Science and Technology, 2004, 19 : 955 - 964
  • [49] Multiple Stuck-at Fault Testability Analysis of ROBDD Based Combinational Circuit Design
    Toral Shah
    Anzhela Matrosova
    Masahiro Fujita
    Virendra Singh
    Journal of Electronic Testing, 2018, 34 : 53 - 65
  • [50] Test generation and fault simulation for cell fault model using stuck-at fault model based test tools
    Psarakis, M
    Gizopoulos, D
    Paschalis, A
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (03): : 315 - 319