On the Asymmetry of Stuck-at Fault Sensitivity in Memristive Neural Architectures

被引:0
|
作者
Mondal, Manobendra Nath [1 ]
Chowdhury, Animesh Basak [2 ]
Prajapati, Santlal [3 ]
Sur-Kolay, Susmita [3 ]
Bhattacharya, Bhargab B. [3 ]
机构
[1] UPES, Sch Comp Sci, Dehra Dun, Uttarakhand, India
[2] NYU, Tandon Sch Engn, New York, NY USA
[3] Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata, India
关键词
Memristive crossbar; Fault-tolerance; Neuromorphic computing; NETWORK; CIRCUIT;
D O I
10.1109/ITCINDIA62949.2024.10652097
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The use of memristive crossbar-based architectures has gained traction as a potential solution for performing computationally expensive tasks such as matrix-vector multiplication and vector outer product, which require significant amount of space, time, and energy. Despite being deemed inherently fault-tolerant, memristive crossbar-based neural architecture (MCNA) may often experience accuracy degradation due to hardware faults, resulting in significant variations. This study aims to comprehensively analyze the impact of stuck-at faults (SAFs) on the accuracy of a neural network during classification or regression. Contrary to the popular belief, it is observed that the impact of stuck-at-0 (SA0) and stuck-at-1 (SA1) faults are highly asymmetric with respect to the loss of accuracy. Thus this study might help in planning test strategies for the enhancement of fault immunity in memristive neural architectures.
引用
收藏
页码:71 / 76
页数:6
相关论文
共 50 条
  • [31] Efficient transition fault ATPG algorithms based on stuck-at test vectors
    Liu, X
    Hsiao, MS
    Chakravarty, S
    Thadikaran, PJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (04): : 437 - 445
  • [32] Efficient Transition Fault ATPG Algorithms Based on Stuck-At Test Vectors
    Xiao Liu
    Michael S. Hsiao
    Sreejit Chakravarty
    Paul J. Thadikaran
    Journal of Electronic Testing, 2003, 19 : 437 - 445
  • [33] Design for Stuck-at Fault Testability in Toffoli-Fredkin Reversible Circuits
    Gaur, Hari Mohan
    Singh, Ashutosh Kumar
    Ghanekar, Umesh
    NATIONAL ACADEMY SCIENCE LETTERS-INDIA, 2021, 44 (03): : 215 - 220
  • [34] SAT-based ATPG beyond stuck-at fault testing Applications to fault tolerance
    Hellebrand, Sybille
    Wunderlich, Hans-Joachim
    IT-INFORMATION TECHNOLOGY, 2014, 56 (04): : 165 - 172
  • [35] Calculating the fault coverage for dual neighboring faults using single stuck-at fault patterns
    Schat, Jan
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 235 - 240
  • [36] Functional verification coverage vs. physical stuck-at fault coverage
    Sun, X
    Hull, C
    1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 108 - 116
  • [37] SPECTRAL FAULT SIGNATURES FOR SINGLE STUCK-AT FAULTS IN COMBINATIONAL-NETWORKS
    MILLER, DM
    MUZIO, JC
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (08) : 765 - 769
  • [38] Machine Learning Based Fault Diagnosis for Stuck-at Faults and Bridging Faults
    Higami, Yoshinobu
    Yamauchi, Takaya
    Inamoto, Tsutomu
    Wang, Senling
    Takahashi, Hiroshi
    Saluja, Kewal K.
    2022 37TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS AND COMMUNICATIONS (ITC-CSCC 2022), 2022, : 477 - 480
  • [39] SPECTRAL FAULT SIGNATURES FOR SINGLE STUCK-AT FAULTS IN COMBINATORIAL NETWORKS.
    Miller, D.M.
    Muzio, J.C.
    IEEE Transactions on Computers, 1984, C-33 (08) : 765 - 769
  • [40] FULLY DELAY AND MULTIPLE STUCK-AT FAULT TESTABLE SEQUENTIAL CIRCUIT DESIGN
    Matrosova, A. Yu.
    Ostanin, S. A.
    Nikolaeva, E. A.
    Kirienko, I. E.
    VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2015, 33 (04): : 82 - 90