On the Asymmetry of Stuck-at Fault Sensitivity in Memristive Neural Architectures

被引:0
|
作者
Mondal, Manobendra Nath [1 ]
Chowdhury, Animesh Basak [2 ]
Prajapati, Santlal [3 ]
Sur-Kolay, Susmita [3 ]
Bhattacharya, Bhargab B. [3 ]
机构
[1] UPES, Sch Comp Sci, Dehra Dun, Uttarakhand, India
[2] NYU, Tandon Sch Engn, New York, NY USA
[3] Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata, India
关键词
Memristive crossbar; Fault-tolerance; Neuromorphic computing; NETWORK; CIRCUIT;
D O I
10.1109/ITCINDIA62949.2024.10652097
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The use of memristive crossbar-based architectures has gained traction as a potential solution for performing computationally expensive tasks such as matrix-vector multiplication and vector outer product, which require significant amount of space, time, and energy. Despite being deemed inherently fault-tolerant, memristive crossbar-based neural architecture (MCNA) may often experience accuracy degradation due to hardware faults, resulting in significant variations. This study aims to comprehensively analyze the impact of stuck-at faults (SAFs) on the accuracy of a neural network during classification or regression. Contrary to the popular belief, it is observed that the impact of stuck-at-0 (SA0) and stuck-at-1 (SA1) faults are highly asymmetric with respect to the loss of accuracy. Thus this study might help in planning test strategies for the enhancement of fault immunity in memristive neural architectures.
引用
收藏
页码:71 / 76
页数:6
相关论文
共 50 条
  • [21] ANOMALOUS EFFECT OF A STUCK-AT FAULT IN A COMBINATIONAL LOGIC-CIRCUIT
    BHATTACHARYA, BB
    GUPTA, B
    PROCEEDINGS OF THE IEEE, 1983, 71 (06) : 779 - 780
  • [22] Stuck-At Fault Mitigation of Emerging Technologies Based Switching Lattices
    Anghel, Lorena
    Bernasconi, Anna
    Ciriani, Valentina
    Frontini, Luca
    Trucco, Gabriella
    Vatajelu, Ioana
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (03): : 313 - 326
  • [23] STUCK-AT FAULT-TESTS IN THE PRESENCE OF UNDETECTABLE BRIDGING FAULTS
    YAMADA, T
    NANYA, T
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (08) : 758 - 761
  • [24] Design for Stuck-at Fault Testability in Toffoli–Fredkin Reversible Circuits
    Hari Mohan Gaur
    Ashutosh Kumar Singh
    Umesh Ghanekar
    National Academy Science Letters, 2021, 44 : 215 - 220
  • [25] Stuck-at Fault Resilience using Redundant Transistor Logic Gates
    McWilliam, Richard
    Schiefer, Philipp
    Purvis, Alan
    Khan, Samir
    IEEE 17TH INT CONF ON DEPENDABLE, AUTONOM AND SECURE COMP / IEEE 17TH INT CONF ON PERVAS INTELLIGENCE AND COMP / IEEE 5TH INT CONF ON CLOUD AND BIG DATA COMP / IEEE 4TH CYBER SCIENCE AND TECHNOLOGY CONGRESS (DASC/PICOM/CBDCOM/CYBERSCITECH), 2019, : 595 - 601
  • [26] UNDETECTABILITY OF BRIDGING FAULTS AND VALIDITY OF STUCK-AT FAULT TEST SETS
    KODANDAPANI, KL
    PRADHAN, DK
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (01) : 55 - 59
  • [27] Fault detection tests for stuck-at faults on parity counter inputs
    Romanov D.S.
    Computational Mathematics and Modeling, 2015, 26 (3) : 429 - 435
  • [28] The stuck-at fault: It ain't over 'til it's over
    Butler, KM
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1165 - 1165
  • [29] Stuck-At Fault Mitigation of Emerging Technologies Based Switching Lattices
    Lorena Anghel
    Anna Bernasconi
    Valentina Ciriani
    Luca Frontini
    Gabriella Trucco
    Ioana Vatajelu
    Journal of Electronic Testing, 2020, 36 : 313 - 326
  • [30] Design error diagnosis in digital circuits with stuck-at fault model
    Jutman, A
    Ubar, R
    MICROELECTRONICS RELIABILITY, 2000, 40 (02) : 307 - 320