On test set generation for efficient path delay fault diagnosis

被引：0
|
作者：
Tekumalla, Ramesh C. [1 ]
机构：
[1] Intel Corp, Hillsboro, United States
来源：
Proceedings of the IEEE VLSI Test Symposium | 2000年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Integrated circuit testing
引用
收藏
页码：343 / 348
相关论文
共 50 条
  • [41] Delay fault diagnosis for non-robust test
    Mehta, Vishal J.
    Wang, Zhiyuan
    Marek-Sadowska, Malgorzata
    Tsai, Kun-Han
    Rajski, Janusz
    [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 463 - +
  • [42] Improving Diagnosis Resolution of a Fault Detection Test Set
    Riefert, Andreas
    Sauer, Matthias
    Reddy, Sudhakar
    Becker, Bernd
    [J]. 2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
  • [43] Path-delay fault diagnosis in non-scan sequential circuits with at-speed test application
    Pant, P
    Chatterjee, A
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 245 - 252
  • [44] Test generation for primitive path delay faults in combinational circuits
    Tekumalla, RC
    Menon, PR
    [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 636 - 641
  • [45] Multiple coupling effects oriented path delay test generation
    Zhang, Minjin
    Li, Huawei
    Li, Xiaowei
    [J]. 26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 383 - 388
  • [46] LFSR-Based Test Generation for Path Delay Faults
    Pomeranz, Irith
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (02) : 345 - 353
  • [47] Selection of potentially testable path delay faults for test generation
    Murakami, A
    Kajihara, S
    Sasao, T
    Pomeranz, I
    Reddy, SM
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 376 - 384
  • [48] Efficient path-delay fault simulation for standard scan design
    Kang, S
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2002, 149 (5-6): : 315 - 320
  • [49] An efficient path-delay fault simulator for mixed level circuits
    Kang, YS
    Yim, YT
    Kang, SH
    [J]. NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 263 - 266
  • [50] Fault diagnosis method based on test set under fault response guidance
    Ouyang D.-T.
    Liu Y.
    Liu J.
    [J]. Jilin Daxue Xuebao (Gongxueban)/Journal of Jilin University (Engineering and Technology Edition), 2021, 51 (03): : 1017 - 1025
12345