Optimization of test accesses with a combined BIST and external test scheme

被引：0
|
作者：
Sugihara, Makoto [1 ]
Yasuura, Hiroto [1 ]
机构：
[1] Dept. of Comp. Sci. and Commun. Eng., Grad. Sch. of Info. Sci. Elec. Eng., Kyushu University, Kasuga-shi, 816-8580, Japan
来源：
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences | 2001年 / E84-A卷 / 11期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
10
引用
收藏
页码：2731 / 2738
相关论文
共 50 条
  • [21] BIST scheme for low heat dissipation and reduced test application time
    Shah, Malav
    Nagchoudhuri, Dipankar
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 239 - +
  • [22] Symmetry Measure for Memory Test and Its Application in BIST Optimization
    Harutyunyan, Gurgen
    Hakhumyan, Aram
    Shoukourian, Samvel
    Vardanian, Valery A.
    Zorian, Yervant
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2011, 27 (06): : 753 - 766
  • [23] Exploiting test resource optimization in data path synthesis for BIST
    Li, XW
    Cheung, PYS
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 342 - 343
  • [24] Hybrid BIST optimization using reseeding and test set compaction
    Jervan, Gert
    Orasson, Elmet
    Kruus, Helena
    Ubar, Rairnund
    MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (5-6) : 254 - 262
  • [25] Optimization and implement technique for test generation in the design of BIST architecture
    Tan, EM
    Lei, J
    Zhang, Y
    ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 1650 - 1654
  • [26] BIST scheme based on two-dimensional test data compression
    Zhou, Bin
    Ye, Yizheng
    Li, Zhaolin
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2009, 21 (04): : 481 - 486
  • [27] A Comprehensive TCAM Test Scheme: An Optimized Test Algorithm Considering Physical Layout and Combining Scan Test with At-Speed BIST Design
    Wu, Hsiang-Huang
    Lee, Jih-Nung
    Chiang, Ming-Cheng
    Liu, Po-Wei
    Wu, Chi-Feng
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 186 - +
  • [28] Instruction based BIST for board/system level test of external memories and internconnects
    Caty, O
    Bayraktaroglu, I
    Majumdar, A
    Lee, R
    Bell, J
    Curhan, L
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 961 - 970
  • [29] Test of the ATLAS pion calibration scheme in the ATLAS combined test beam
    Spano, Francesco
    XIII INTERNATIONAL CONFERENCE ON CALORIMETRY IN HIGH ENERGY PHYSICS, 2009, 160
  • [30] A Hybrid Low-Cost PLL Test Scheme based on BIST Methodology
    Cai, Zhikuang
    Que, Shixuan
    Liu, Tingting
    Xu, Haobo
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS RESEARCH AND MECHATRONICS ENGINEERING, 2015, 121 : 354 - 357
12345