共 50 条
- [1] Hybrid BIST optimization using reseeding and test set compaction DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 596 - 603
- [2] On-the-fly reseeding: A new reseeding technique for test-per-clock BIST JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (03): : 315 - 332
- [3] On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST Journal of Electronic Testing, 2002, 18 : 315 - 332
- [5] Efficient Test Response Compaction for Robust BIST using Parity Sequences 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 480 - 485
- [6] BILBO-friendly Hybrid BIST Architecture with Asymmetric Polynomial Reseeding 2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 145 - 149
- [7] Efficient BIST TPG design and test set compaction for delay testing via input reduction INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 32 - 39
- [8] BIST based fault diagnosis using ambiguous test set 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 89 - 96
- [10] Reseeding-based test set embedding with reduced test sequences 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 226 - 231