Hybrid BIST optimization using reseeding and test set compaction

被引:1
|
作者
Jervan, Gert [1 ]
Orasson, Elmet [1 ]
Kruus, Helena [1 ]
Ubar, Rairnund [1 ]
机构
[1] Tallinn Univ Technol, Dept Comp Engn, EE-12618 Tallinn, Estonia
关键词
BIST; hybrid BIST; SoC test; test partitioning; test compaction;
D O I
10.1016/j.micpro.2008.03.007
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Classical built-in self-test (BIST) approaches are largely based on pseudorandom testing, and using linear feedback shift registers (LFSR) for test set generation and test response compaction. In this paper, we are concentrating on one possible extension of the classical BIST, namely hybrid BIST, where pseudorandom test patterns are complemented with pre-computed deterministic test patterns to increase the fault coverage and to reduce test time. We will propose a novel method for hybrid BIST optimization, based on reseeding and test set compaction. The objective is to minimize the test time at given test memory constraints, without losing test quality. We will compare the proposed method with hybrid BIST methods developed earlier and analyze its Suitability for testing core-based systems. (C) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:254 / 262
页数:9
相关论文
共 50 条
  • [1] Hybrid BIST optimization using reseeding and test set compaction
    Jervan, Gert
    Orasson, Elmet
    Krum, Helena
    Ubar, Raimund
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 596 - 603
  • [2] On-the-fly reseeding: A new reseeding technique for test-per-clock BIST
    Kalligeros, E
    Kavousianos, X
    Bakalis, D
    Nikolos, D
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (03): : 315 - 332
  • [3] On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST
    Emmanouil Kalligeros
    Xrysovalantis Kavousianos
    Dimitris Bakalis
    Dimitris Nikolos
    Journal of Electronic Testing, 2002, 18 : 315 - 332
  • [4] Efficient BIST TPG design and test set compaction via input reduction
    Chen, CA
    Gupta, SK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (08) : 692 - 705
  • [5] Efficient Test Response Compaction for Robust BIST using Parity Sequences
    Indlekofer, Thomas
    Schnittger, Michael
    Hellebrand, Sybille
    2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 480 - 485
  • [6] BILBO-friendly Hybrid BIST Architecture with Asymmetric Polynomial Reseeding
    Sadredini, Elahe
    Najafi, Mohammadreza
    Fathy, Mahmood
    Navabi, Zeinalabedin
    2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 145 - 149
  • [7] Efficient BIST TPG design and test set compaction for delay testing via input reduction
    Chen, CA
    Gupta, SK
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 32 - 39
  • [8] BIST based fault diagnosis using ambiguous test set
    Takahashi, H
    Tsugaoka, Y
    Ayano, H
    Takamatsu, Y
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 89 - 96
  • [9] Multiphase BIST: A new reseeding technique for high test-data compression
    Kalligeros, E
    Kavousianos, X
    Nikolos, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (10) : 1429 - 1446
  • [10] Reseeding-based test set embedding with reduced test sequences
    Kalligeros, E
    Kaseridis, D
    Kavousianos, X
    Nikolos, D
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 226 - 231