共 50 条
- [22] Test Data Compression Strategy While Using Hybrid-BIST methodology PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
- [23] Optimization of test accesses with a combined BIST and external test scheme ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 683 - 688
- [24] Optimization of test accesses with a combined BIST and external test scheme IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11): : 2731 - 2738
- [25] Test set compaction algorithms for combinational circuits 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 283 - 289
- [27] Hybrid BIST test scheduling based on defect probabilities 13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 230 - 235
- [28] On using deterministic test sets in BIST 6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2000, : 127 - 132
- [30] On using efficient test sequences for BIST 20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 145 - 150