Hybrid BIST optimization using reseeding and test set compaction

被引:1
|
作者
Jervan, Gert [1 ]
Orasson, Elmet [1 ]
Kruus, Helena [1 ]
Ubar, Rairnund [1 ]
机构
[1] Tallinn Univ Technol, Dept Comp Engn, EE-12618 Tallinn, Estonia
关键词
BIST; hybrid BIST; SoC test; test partitioning; test compaction;
D O I
10.1016/j.micpro.2008.03.007
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Classical built-in self-test (BIST) approaches are largely based on pseudorandom testing, and using linear feedback shift registers (LFSR) for test set generation and test response compaction. In this paper, we are concentrating on one possible extension of the classical BIST, namely hybrid BIST, where pseudorandom test patterns are complemented with pre-computed deterministic test patterns to increase the fault coverage and to reduce test time. We will propose a novel method for hybrid BIST optimization, based on reseeding and test set compaction. The objective is to minimize the test time at given test memory constraints, without losing test quality. We will compare the proposed method with hybrid BIST methods developed earlier and analyze its Suitability for testing core-based systems. (C) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:254 / 262
页数:9
相关论文
共 50 条
  • [21] Optimization of test accesses with a combined BIST and external test scheme
    Sugihara, Makoto
    Yasuura, Hiroto
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2001, E84-A (11) : 2731 - 2738
  • [22] Test Data Compression Strategy While Using Hybrid-BIST methodology
    Karimi, E.
    Tabandeh, M.
    Haghbayan, M. H.
    PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
  • [23] Optimization of test accesses with a combined BIST and external test scheme
    Sugihara, M
    Yasuura, H
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 683 - 688
  • [24] Optimization of test accesses with a combined BIST and external test scheme
    Sugihara, M
    Yasuura, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11): : 2731 - 2738
  • [25] Test set compaction algorithms for combinational circuits
    Hamzaoglu, I
    Patel, JH
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 283 - 289
  • [26] Test set compaction algorithms for combinational circuits
    Hamzaoglu, I
    Patel, JH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (08) : 957 - 963
  • [27] Hybrid BIST test scheduling based on defect probabilities
    He, ZY
    Jervan, G
    Peng, Z
    Eles, P
    13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 230 - 235
  • [28] On using deterministic test sets in BIST
    Novak, O
    Nosek, J
    6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2000, : 127 - 132
  • [29] TEST SET COMPACTION FOR COMBINATIONAL-CIRCUITS
    CHANG, JS
    LIN, CS
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (11) : 1370 - 1378
  • [30] On using efficient test sequences for BIST
    David, R
    Girard, P
    Landrault, C
    Pravossoudovitch, S
    Virazel, A
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 145 - 150