共 50 条
- [31] Test vector encoding using partial LFSR reseeding INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 885 - 893
- [32] Hybrid BIST design for n-detection test using partially rotational scan IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (10): : 1490 - 1497
- [33] A hybrid BIST architecture and its optimization for SoC testing PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 273 - 279
- [34] On the Optimization of SBST Test Program Compaction 2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 88 - 91
- [35] SoC testing using LFSR reseeding, and scan-slice-based TAM optimization and test scheduling 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 201 - +
- [37] Multiple test set generation method for LFSR-Based BIST ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 863 - 868
- [39] Hybrid BIST using an incrementally guided LFSR 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 217 - 224
- [40] An Enhanced Particle Reseeding Algorithm for the Hybrid Particle Level Set Method in Compressible Flows Journal of Scientific Computing, 2015, 65 : 431 - 453