Hybrid BIST optimization using reseeding and test set compaction

被引:1
|
作者
Jervan, Gert [1 ]
Orasson, Elmet [1 ]
Kruus, Helena [1 ]
Ubar, Rairnund [1 ]
机构
[1] Tallinn Univ Technol, Dept Comp Engn, EE-12618 Tallinn, Estonia
关键词
BIST; hybrid BIST; SoC test; test partitioning; test compaction;
D O I
10.1016/j.micpro.2008.03.007
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Classical built-in self-test (BIST) approaches are largely based on pseudorandom testing, and using linear feedback shift registers (LFSR) for test set generation and test response compaction. In this paper, we are concentrating on one possible extension of the classical BIST, namely hybrid BIST, where pseudorandom test patterns are complemented with pre-computed deterministic test patterns to increase the fault coverage and to reduce test time. We will propose a novel method for hybrid BIST optimization, based on reseeding and test set compaction. The objective is to minimize the test time at given test memory constraints, without losing test quality. We will compare the proposed method with hybrid BIST methods developed earlier and analyze its Suitability for testing core-based systems. (C) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:254 / 262
页数:9
相关论文
共 50 条
  • [31] Test vector encoding using partial LFSR reseeding
    Krishna, C
    Jas, A
    Touba, NA
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 885 - 893
  • [32] Hybrid BIST design for n-detection test using partially rotational scan
    Ichino, K
    Asakawa, T
    Fukumoto, S
    Iwasaki, K
    Kajihara, S
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (10): : 1490 - 1497
  • [33] A hybrid BIST architecture and its optimization for SoC testing
    Jervan, G
    Peng, Z
    Ubar, R
    Kruus, H
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 273 - 279
  • [34] On the Optimization of SBST Test Program Compaction
    Cantoro, R.
    Sanchez, E.
    Reorda, M. Sonza
    Squillero, G.
    Valea, E.
    2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 88 - 91
  • [35] SoC testing using LFSR reseeding, and scan-slice-based TAM optimization and test scheduling
    Wang, Zhanglei
    Chakrabarty, Krishnendu
    Wang, Seongmoon
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 201 - +
  • [36] An Enhanced Particle Reseeding Algorithm for the Hybrid Particle Level Set Method in Compressible Flows
    Kim, Ki-Hong
    Gwak, Min-cheol
    Yoh, Jack J.
    JOURNAL OF SCIENTIFIC COMPUTING, 2015, 65 (01) : 431 - 453
  • [37] Multiple test set generation method for LFSR-Based BIST
    Shi, YH
    Zhe, Z
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 863 - 868
  • [38] Modeling a Set of Functional Test Sequences as a Single Sequence for Test Compaction
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2629 - 2638
  • [39] Hybrid BIST using an incrementally guided LFSR
    Krishna, CV
    Touba, NA
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 217 - 224
  • [40] An Enhanced Particle Reseeding Algorithm for the Hybrid Particle Level Set Method in Compressible Flows
    Ki-Hong Kim
    Min-cheol Gwak
    Jack J. Yoh
    Journal of Scientific Computing, 2015, 65 : 431 - 453