Optimization of test accesses with a combined BIST and external test scheme

被引：0
|
作者：
Sugihara, Makoto [1 ]
Yasuura, Hiroto [1 ]
机构：
[1] Dept. of Comp. Sci. and Commun. Eng., Grad. Sch. of Info. Sci. Elec. Eng., Kyushu University, Kasuga-shi, 816-8580, Japan
来源：
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences | 2001年 / E84-A卷 / 11期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
10
引用
收藏
页码：2731 / 2738
相关论文
共 50 条
  • [41] On using efficient test sequences for BIST
    David, R
    Girard, P
    Landrault, C
    Pravossoudovitch, S
    Virazel, A
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 145 - 150
  • [42] Hybrid BIST optimization for core-based systems with test pattern broadcasting
    Ubar, R
    Jenihhin, M
    Jervan, G
    Peng, Z
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 3 - 8
  • [43] Embedded test OR external test
    Agarwal, VK
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 2 - 2
  • [44] Built In Self Test (BIST) Survey - An Industry Snapshot of HVM Component BIST usage at Board and System Test
    Conroy, Zoe
    Li, Hui
    Balangue, Jun
    PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,
  • [45] Hierarchical BIST: Test-per-clock BIST with low overhead
    Yamaguchi, Kenichi
    Inoue, Michiko
    Fujiwara, Hideo
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2007, 90 (06): : 47 - 58
  • [46] A Low-Cost BIST Scheme for Test Vector Embedding in Accumulator-Generated Sequences
    Voyiatzis, Ioannis
    VLSI DESIGN, 2008,
  • [47] Advancing Low Power BIST Architecture with GAN-Driven Test Pattern Optimization
    Thangam, C.
    Manjith, R.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2024, 40 (06): : 691 - 705
  • [48] Behavioral test generation for the selection of BIST logic
    Biasoli, G
    Ferrandi, F
    Fin, A
    Fummi, F
    Sciuto, D
    JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 47 (10) : 821 - 829
  • [49] A SAR ADC BIST for Simplified Linearity Test
    Chao, An-Sheng
    Chang, Soon-Jyh
    Ting, Hsin-Wen
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 146 - 149
  • [50] A Low Power Test Pattern Generator for BIST
    Lei, Shaochong
    Liang, Feng
    Liu, Zeye
    Wang, Xiaoying
    Wang, Zhen
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (05): : 696 - 702
12345