High-level area and power estimation for VLSI circuits

被引：0
|
作者：
IEEE, Santa Clara, CA 95052, United States [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
IEEE Trans Comput Aided Des Integr Circuits Syst | / 6卷 / 697-713期
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] High-level area and power-up current estimation considering rich cell library
    Li, F
    He, L
    Basile, JM
    Patel, RJ
    Ramamurthy, H
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 900 - 905
  • [32] HAPE: A high-level area-power estimation framework for FPGA-based accelerators
    Makni, Mariem
    Niar, Smail
    Baklouti, Mouna
    Abid, Mohamed
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 63 : 11 - 27
  • [33] High-level parameterizable area estimation modeling for ASIC designs
    Eerola, Ville
    Nurmi, Jari
    INTEGRATION-THE VLSI JOURNAL, 2014, 47 (04) : 461 - 475
  • [34] Spider monkey optimization-based high-level synthesis in VLSI circuits for runtime adaptability
    Rani, M. Thillai
    Kumar, S. Suresh
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (03):
  • [35] High-level synthesis of recoverable VLSI microarchitectures
    Blough, DM
    Kurdahi, FJ
    Ohm, SY
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (04) : 401 - 410
  • [36] HIGH-LEVEL TEST-GENERATION FOR VLSI
    BHATTACHARYA, D
    MURRAY, BT
    HAYES, JP
    COMPUTER, 1989, 22 (04) : 16 - 24
  • [37] ON THE OPTIMIZATION OF VLSI ALLOCATION IN HIGH-LEVEL SYNTHESIS
    He Zhongli Zhou Dian Hu Qingsheng Zhuang Zhenquan(Department of Electronic Engineering
    Journal of Electronics(China), 2000, (03) : 279 - 288
  • [38] A precise model for leakage power estimation in VLSI circuits
    Derakhshandeh, J
    Masoumi, N
    Kasiri, B
    Farazmand, Y
    Akbarzadeh
    Aghnoot, S
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 337 - 340
  • [39] Efficient algorithms for multilevel power estimation of VLSI circuits
    Bachmann, WW
    Huss, SA
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (02) : 238 - 254
  • [40] A High-Level DRAM Timing, Power and Area Exploration Tool
    Naji, Omar
    Weis, Christian
    Jung, Matthias
    Wehn, Norbert
    Hansson, Andreas
    PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), 2015, : 149 - 156
12345