High-level area and power estimation for VLSI circuits

被引：0
|
作者：
IEEE, Santa Clara, CA 95052, United States [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
IEEE Trans Comput Aided Des Integr Circuits Syst | / 6卷 / 697-713期
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Towards a high-level power estimation capability
    Nemani, M
    Najm, FN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (06) : 588 - 598
  • [22] High-level power estimation for digital system
    Durrani, Yaseer A.
    Abril, Ana
    Riesgo, Teresa
    VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
  • [23] High-level power modeling, estimation, and optimization
    Macii, E
    Pedram, M
    Somenzi, F
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (11) : 1061 - 1079
  • [24] High-level power estimation with interconnect effects
    Büyüksahin, KM
    Najm, FN
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 197 - 202
  • [25] The Petrol approach to high-level power estimation
    Llopis, RP
    Goossens, K
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 130 - 132
  • [26] High-Level Interconnect Delay and Power Estimation
    Courtay, Antoine
    Sentieys, Olivier
    Laurent, Johann
    Julien, Nathalie
    JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (01) : 21 - 33
  • [27] Leakage Models for High-Level Power Estimation
    Helms, Domenik
    Eilers, Reef
    Metzdorf, Malte
    Nebel, Wolfgang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (08) : 1627 - 1639
  • [28] Operation mode based high-level switching activity analysis for power estimation of digital circuits
    Shin, Hyunchul
    Lee, Changhee
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2007, E90B (07) : 1826 - 1834
  • [29] Power Estimation Methodology for a High-Level Synthesis Framework
    Ahuja, Sumit
    Mathaikutty, Deepak A.
    Singh, Gaurav
    Stetzer, Joe
    Shukla, Sandeep K.
    Dingankar, Ajit
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 541 - +
  • [30] Efficient library characterization for high-level power estimation
    Ben Dhaou, I
    Tenhunen, H
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (06) : 657 - 661
12345