High-level area and power estimation for VLSI circuits

被引：0
|
作者：
IEEE, Santa Clara, CA 95052, United States [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
IEEE Trans Comput Aided Des Integr Circuits Syst | / 6卷 / 697-713期
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Fast transient power and noise estimation for VLSI circuits
    Eisenmann, Wolfgang T.
    Graeb, Helmut E.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 252 - 257
  • [42] HIGH-LEVEL SYNTHESIS OF DIGITAL CIRCUITS
    DEMICHELI, G
    ADVANCES IN COMPUTERS, VOL 37, 1993, 37 : 207 - 283
  • [43] HIGH-LEVEL SYNTHESIS OF DIGITAL CIRCUITS
    DEMICHELI, G
    IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (05): : 6 - 7
  • [44] Area optimization of combined integer and floating point circuits in high-level synthesis
    Andres, Esther
    Molina, Maria C.
    Botella, Guillermo
    del Barrio, Alberto
    Mendias, Jose M.
    2008 4TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2008, : 229 - 232
  • [45] FPGA-Targeted High-Level Binding Algorithm for Power and Area Reduction with Glitch-Estimation
    Cromar, Scott
    Lee, Jaeho
    Chen, Deming
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 838 - 843
  • [46] A high-level energy-optimizing algorithm for system VLSIs based on area/time/power estimation
    Noda, S
    Togawa, N
    Yanagisawa, M
    Ohtsuki, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (12): : 2655 - 2666
  • [47] Framework for high-level power estimation of signal processing architectures
    Freimann, A
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 56 - 65
  • [48] Lower bound estimation for low power high-level synthesis
    Kruse, L
    Schmidt, E
    Jochens, G
    Stammermann, A
    Nebel, W
    13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 180 - 185
  • [49] SOLUTION OF MULTIPLE-CHOICE KNAPSACK-PROBLEM ENCOUNTERED IN HIGH-LEVEL SYNTHESIS OF VLSI CIRCUITS
    DELEONE, R
    STRAUSS, K
    JAIN, R
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 1993, 47 (3-4) : 163 - 176
  • [50] Triple-threshold static power minimization in high-level synthesis of VLSI CMOS
    Chen, Harry I. A.
    Loo, Edward K. W.
    Kuo, James B.
    Syrzycki, Marek J.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 453 - +
12345