A 512 16-b bit-serial sorter chip

被引:0
|
作者
机构
[1] Afghahi, M.
来源
Afghahi, M. | 1600年 / 26期
关键词
Bit-Serial Sorter Chip - Highly Pipelined Bit-Serial Architecture - Sorting Algorithm;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [31] Bit-Serial CORDIC: Architecture and Implementation Improvements
    Lofgren, Johan
    Nilsson, Peter
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 65 - 68
  • [32] Dual bases and bit-serial multiplication in Fqn
    Gollmann, D
    THEORETICAL COMPUTER SCIENCE, 1999, 226 (1-2) : 45 - 59
  • [33] A Comparison of Bit-Parallel and Bit-Serial Architectures for WDM Networks
    Krishna M. Sivalingam
    Photonic Network Communication, 1999, 1 : 89 - 103
  • [34] BIT-SERIAL PARALLEL PROCESSING UNIT FOR THE HISTOGRAMMING OPERATION
    ABDELGUERFI, M
    KHALAF, S
    SOOD, AK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (07): : 948 - 954
  • [35] Bit-serial single flux quantum microprocessor CORE
    Fujimaki, Akira
    Tanaka, Masamitsu
    Yamada, Takahiro
    Yamanashi, Yuki
    Park, Heejoung
    Yoshikawa, Nobuyuki
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (03) : 342 - 349
  • [36] A comparison of bit-parallel and bit-serial architectures for WDM networks
    Sivalingam, KM
    PHOTONIC NETWORK COMMUNICATIONS, 1999, 1 (01) : 89 - 103
  • [37] A symmetric differential clock generator for bit-serial hardware
    Myjak, MJ
    Delgado-Frias, JG
    CDES '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2005, : 159 - 164
  • [38] Low power optimization of bit-serial digital filters
    Astrom, P
    Nilsson, P
    Torkelsson, M
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 229 - 232
  • [39] DIVISION AND BIT-SERIAL MULTIPLICATION OVER GF(QM)
    HASAN, MA
    BHARGAVA, VK
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (03): : 230 - 236
  • [40] A field programmable bit-serial digital signal processor
    Rahim, SA
    Turner, LE
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 295 - 298