A 512 16-b bit-serial sorter chip

被引：0
|
作者：
机构：
[1] Afghahi, M.
来源：
Afghahi, M. | 1600年 / 26期
关键词：
Bit-Serial Sorter Chip - Highly Pipelined Bit-Serial Architecture - Sorting Algorithm;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] The asynchronous counterflow pipeline bit-serial multiplier
    Tosic, MB
    Stojcev, MK
    Maksimovic, DM
    Djordjevic, GL
    JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 44 (12) : 985 - 1004
  • [22] BitPruner: Network Pruning for Bit-serial Accelerators
    Zhao, Xiandong
    Wang, Ying
    Liu, Cheng
    Shi, Cong
    Tu, Kaijie
    Zhang, Lei
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [23] FAST ALGORITHMS FOR BIT-SERIAL ROUTING ON A HYPERCUBE
    AIELLO, WA
    LEIGHTON, FT
    MAGGS, BM
    NEWMAN, M
    MATHEMATICAL SYSTEMS THEORY, 1991, 24 (04): : 253 - 271
  • [24] High rate wave-pipelined asynchronous on-chip bit-serial data link
    Dobkin, Rostislav
    Perelman, Yevgeny
    Liran, Tuvia
    Ginosar, Ran
    Kolodny, Avinoam
    ASYNC 2007: 13TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2007, : 3 - +
  • [25] Routability analysis of bit-serial pipeline datapaths
    Isshiki, T
    Dai, WWM
    Kunieda, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (10) : 1861 - 1870
  • [26] BIT-SERIAL REED-SOLOMON ENCODERS
    BERLEKAMP, ER
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1982, 28 (06) : 869 - 874
  • [27] Bit-serial interleaved high speed division
    Marnane, WP
    Bellis, SJ
    Larsson-Edefors, P
    ELECTRONICS LETTERS, 1997, 33 (13) : 1124 - 1125
  • [28] AN EFFICIENT BIT-SERIAL FIR FILTER ARCHITECTURE
    LIM, YC
    EVANS, JB
    LIU, B
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1995, 14 (05) : 639 - 651
  • [29] BIT-SERIAL REALISATIONS OF MAXIMUM AND MINIMUM FILTERS
    YUAN, JR
    CHEN, K
    ELECTRONICS LETTERS, 1988, 24 (08) : 485 - 486
  • [30] Bit-serial, MSB first processing units
    Bellis, SJ
    Marnane, WP
    Larsson-Edefors, P
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1999, 86 (06) : 723 - 738
12345