Submicron BiCMOS compatible high voltage MOS transistors

被引：0
|
作者：
Li, Yong Q. [1 ]
Salama, C.A.T. [1 ]
机构：
[1] Univ of Toronto, Toronto, Canada
来源：
IEEE International Symposium on Power Semiconductor Devices & ICs | 1994年
关键词：
Electric breakdown - Electric resistance - Fabrication - Integrated circuit layout - Mathematical models - MOS devices - MOSFET devices - Optimization - Semiconductor device structures - Semiconductor doping - VLSI circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The design and implementation of high-voltage MOS transistors fully compatible with 0.8μm BiCMOS technology is considered in this paper. Two-dimensional simulations were used in the design of the structures. Three different structures are presented. The results indicate that it is possible to implement MOS devices with a pitch of 8μm, breakdown voltage of the order of 20 to 50V and specific on-resistance of the order of 0.8 to 10 mΩcm2 by minor layout modifications and without changes in the process itself.
引用
收藏
页码：355 / 358
相关论文
共 50 条
  • [21] Designing MOS/SOI transistors for high frequency and low voltage applications
    Ferlet-Cavrois, V.
    Bracale, A.
    Marcandella, C.
    Musseau, O.
    Pelloie, J.L.
    Raynaud, C.
    Faynot, O.
    Microelectronic Engineering, 1999, 48 (01): : 351 - 354
  • [22] Designing MOS/SOI transistors for high frequency and low voltage applications
    Ferlet-Cavrois, V
    Bracale, A
    Marcandella, C
    Musseau, O
    Pelloie, JL
    Raynaud, C
    Faynot, O
    MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) : 351 - 354
  • [23] 1/f noise in submicron BiCMOS polysilicon emitter bipolar junction transistors
    Llinares, P
    Celi, D
    Roux-dit-Buisson, O
    Ghibaudo, G
    Chroboczek, JA
    NOISE IN PHYSICAL SYSTEMS AND 1/F FLUCTUATIONS, PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE, 1997, : 181 - 184
  • [24] Resurfed high-voltage NMOS device fully compatible with a low-voltage 0.8 μm BiCMOS technology
    Univ of Toronto, Toronto, Canada
    Solid State Electron, 4 (571-576):
  • [25] COMPLEMENTARY METAL-OXIDE SEMICONDUCTOR COMPATIBLE HIGH-VOLTAGE TRANSISTORS
    KEMPF, P
    HADAWAY, R
    KOLK, J
    CANADIAN JOURNAL OF PHYSICS, 1987, 65 (08) : 1003 - 1008
  • [26] A unified environment for the modeling of ultra deep submicron MOS transistors
    Gneiting, T
    NANOTECH 2003, VOL 2, 2003, : 368 - 371
  • [27] A submicron shifted T-gate process for high breakdown voltage power transistors
    Weiner, JS
    Ren, F
    Lothian, JR
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 1998, 1 (01) : 60 - 62
  • [28] Hot-electron-induced degradation in high-voltage submicron DMOS transistors
    Manzini, S
    Contiero, C
    ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 65 - 68
  • [29] A resurfed high-voltage NMOS device fully compatible with a low-voltage 0.8 mu m BiCMOS technology
    Li, YQ
    Salama, CAT
    Seufert, M
    Schvan, P
    King, M
    SOLID-STATE ELECTRONICS, 1996, 39 (04) : 571 - 576
  • [30] 2ND BREAKDOWN IN HIGH-VOLTAGE MOS-TRANSISTORS
    KRISHNA, S
    SOLID-STATE ELECTRONICS, 1977, 20 (10) : 875 - 878
12345