Submicron BiCMOS compatible high voltage MOS transistors

被引:0
|
作者
Li, Yong Q. [1 ]
Salama, C.A.T. [1 ]
机构
[1] Univ of Toronto, Toronto, Canada
关键词
Electric breakdown - Electric resistance - Fabrication - Integrated circuit layout - Mathematical models - MOS devices - MOSFET devices - Optimization - Semiconductor device structures - Semiconductor doping - VLSI circuits;
D O I
暂无
中图分类号
学科分类号
摘要
The design and implementation of high-voltage MOS transistors fully compatible with 0.8μm BiCMOS technology is considered in this paper. Two-dimensional simulations were used in the design of the structures. Three different structures are presented. The results indicate that it is possible to implement MOS devices with a pitch of 8μm, breakdown voltage of the order of 20 to 50V and specific on-resistance of the order of 0.8 to 10 mΩcm2 by minor layout modifications and without changes in the process itself.
引用
收藏
页码:355 / 358
相关论文
共 50 条
  • [41] EFFICIENT SEMIEMPIRICAL IV MODEL FOR SUBMICRON LDD MOS-TRANSISTORS
    CHUA, LM
    LIU, PC
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1994, 76 (01) : 65 - 74
  • [42] High performance 20-30V LDMOS transistors in a 0.65μm-based BiCMOS compatible process
    Merchant, S
    Baird, R
    Hui, P
    Thoma, R
    Victory, J
    PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1997, : 202 - 205
  • [43] Total dose effects on the matching properties of deep submicron MOS transistors
    王育新
    胡蓉彬
    李儒章
    陈光柄
    付东兵
    陆妩
    Journal of Semiconductors, 2014, (06) : 57 - 61
  • [44] Total dose effects on the matching properties of deep submicron MOS transistors
    王育新
    胡蓉彬
    李儒章
    陈光柄
    付东兵
    陆妩
    Journal of Semiconductors, 2014, 35 (06) : 57 - 61
  • [45] A SUBMICRON BICMOS TECHNOLOGY FOR TELECOMMUNICATIONS
    HADAWAY, R
    KEMPF, P
    SCHVAN, P
    ROWLANDSON, M
    HO, V
    KOLK, J
    TAIT, B
    SUTHERLAND, D
    JOLLY, G
    EMESH, I
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 513 - 516
  • [46] A High PSRR Bandgap Voltage Reference with Virtually Diode-Connected MOS Transistors
    Souri, Kianoush
    Shamsi, Hossein
    Kazemi, Mehrshad
    Souri, Kamran
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (12): : 1708 - 1712
  • [47] TRADEOFF BETWEEN THRESHOLD VOLTAGE AND BREAKDOWN IN HIGH-VOLTAGE DOUBLE-DIFFUSED MOS-TRANSISTORS
    POCHA, MD
    PLUMMER, JD
    MEINDL, JD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (11) : 1325 - 1327
  • [48] Integration of a short-loop SLIC in a low-voltage submicron BiCMOS technology
    Univ of Toronto, Toronto, Canada
    IEEE J Solid State Circuits, 6 (850-858):
  • [49] Integration of a short-loop SLIC in a low-voltage submicron BiCMOS technology
    Aliahmad, M
    Salama, CAT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (06) : 850 - 858
  • [50] Numerical simulation and modeling of static characteristics and electrical noise in submicron MOS transistors
    Fadlallah, M
    Ghibaudo, G
    Jomaah, J
    Zoaeter, R
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 940 - 943