MODELING OF LITHOGRAPHY RELATED YIELD LOSSES FOR CAD OF VLSI CIRCUITS.

被引:0
|
作者
Maly, Wojciech [1 ]
机构
[1] Carnegie-Mellon Univ, Dep of, Electrical & Computer, Engineering, Pittsburgh, PA, USA, Carnegie-Mellon Univ, Dep of Electrical & Computer Engineering, Pittsburgh, PA, USA
来源
| 1600年 / CAD-4期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
INTEGRATED CIRCUITS, VLSI
引用
下载
收藏
相关论文
共 50 条
  • [11] TWO LEVEL METAL CMOS PROCESS FOR VLSI CIRCUITS.
    Barton, Don
    Maze, Craig
    Semiconductor International, 1985, 8 (01) : 98 - 102
  • [12] FULLY-SCALED NMOS TECHNOLOGY FOR VLSI CIRCUITS.
    Lee, J.Y.
    Garvin, H.L.
    Slayman, C.W.
    Rensch, D.B.
    Microelectronics Journal, 1985, 16 (03) : 34 - 40
  • [13] TaSi2 GATE FOR VLSI CMOS CIRCUITS.
    Schwabe, Ulrich
    Neppl, Franz
    Jacobs, Erwin P.
    IEEE Transactions on Electron Devices, 1984, ED-31 (07) : 988 - 992
  • [14] LIGHTLY DOPED DRAIN TRANSISTORS FOR ADVANCED VLSI CIRCUITS.
    Baglee, David A.
    Duvvury, Charvaka
    Smayling, Michael C.
    Duane, Michael P.
    IEEE Transactions on Electron Devices, 1985, ED-32 (05) : 896 - 902
  • [15] CAD OF VLSI CIRCUITS WITH A SILICON COMPILER
    DEVOS, L
    LOOSFELT, P
    ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1991, 46 (9-10): : 526 - 529
  • [16] Modeling of Bridge Rectifying Circuits.
    Stul'nikov, V.I.
    Kolchev, E.V.
    Metel'skii, V.P.
    Statsenko, A.G.
    1600,
  • [17] STATISTICAL MODELING FOR EFFICIENT PARAMETRIC YIELD ESTIMATION OF MOS VLSI CIRCUITS
    COX, P
    YANG, P
    MAHANTSHETTI, SS
    CHATTERJEE, P
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) : 391 - 398
  • [18] STATISTICAL MODELING FOR EFFICIENT PARAMETRIC YIELD ESTIMATION OF MOS VLSI CIRCUITS
    COX, P
    YANG, P
    MAHANTSHETTI, SS
    CHATTERJEE, P
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 471 - 478
  • [19] Timing, power and noise optimization for simultaneous switching in VLSI circuits.
    Shiue, WT
    6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XV, PROCEEDINGS: MOBILE/WIRELESS COMPUTING AND COMMUNICATION SYSTEMS III, 2002, : 462 - 465
  • [20] CAD-ORIENTED SYNTHESIS OF FUZZY LOGIC CIRCUITS.
    Shirai, Yuji
    Yamakawa, Takeshi
    Ueno, Fumio
    Systems, computers, controls, 1984, 15 (05): : 76 - 83